Datasheet > ICS889834

ICS889834

更新时间： 2024-09-29 22:40:19

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

ICS889834 数据手册

Integrated

Circuit

Systems, Inc.

HiPerClockS™ Application Note

3.3V LVPECL DRIVER TERMINATION

This application note provides termination examples for HiPerClockS^TM3.3V LVPECL drivers. The HiPerClockS^TM

3.3V LVPECL driver is an open source/emitter driver as shown in Figure 1. Proper termination is required to

ensure proper function of the device and signal integrity. There are many different termination schemes for the

LVPECL drivers. This application note includes standard direct termination and AC coupled termination. The

following termination approaches are only general recommendations under ideal conditions. Board designers

should consult with their signal integrity engineers or verify through simulations in their system environment. The

trace length and physical location of the components can affect signal integrity. The 50-Ohm transmission lines

in the following diagrams indicate whether the components should be located near the driver or near the

receiver.

VCCO

P.C. Board

Zo = 50

LVPECL Driver

VEE

VCCO-2V

Figure 1 HiPerClockS^TMLVPECL driver

Direct LVPECL Termination

The standard 3.3V LVPECL termination is shown in Figure 2. This termination scheme is used in

characterization. The draw back of using this termination scheme in real applications is that it requires an

additional power supply V_CCO-2V = 1.3V. In actual applications, the terminations shown in Figure 3 and Figure 4

are commonly used. These termination approaches eliminate the need of 1.3V power supply. In Figure 5, R1

and R2 located near the driver serve as current paths for the LVPECL outputs. The R3=100 Ohm located near

the receiving serves as matched load termination for the transmission lines.

www.icst.com/products/hiperclocks.html

Aug 02, 2002

12 3 4 5 6 7

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
ICS889834AK	ICSI	获取价格	LOW SKEW, 2-TO-4 LVCMOS/LVTTL-TO-LVPECL/ECL CLOCK MULTIPLEXER
ICS889834AKLF	IDT	获取价格	Low Skew Clock Driver, 889834 Series, 4 True Output(s), 4 Inverted Output(s), 3 X 3 MM, 0.
ICS889834AKLFT	IDT	获取价格	Low Skew Clock Driver, 889834 Series, 4 True Output(s), 4 Inverted Output(s), 3 X 3 MM, 0.
ICS889834AKT	ICSI	获取价格	LOW SKEW, 2-TO-4 LVCMOS/LVTTL-TO-LVPECL/ECL CLOCK MULTIPLEXER
ICS889871AK	IDT	获取价格	Low Skew Clock Driver, 889871 Series, 3 True Output(s), 0 Inverted Output(s), PQCC16, 3 X
ICS889871AKLF	IDT	获取价格	Low Skew Clock Driver, 889871 Series, 3 True Output(s), 0 Inverted Output(s), PQCC16, 3 X
ICS889871AKLFT	IDT	获取价格	Low Skew Clock Driver, 889871 Series, 3 True Output(s), 0 Inverted Output(s), PQCC16, 3 X
ICS889871AKT	IDT	获取价格	Low Skew Clock Driver, 889871 Series, 3 True Output(s), 0 Inverted Output(s), PQCC16, 3 X
ICS889872	IDT	获取价格	DIFFERENTIAL-TO-LVDS BUFFER/DIVIDER W/INTERNAL TERMINATION
ICS889872AK	IDT	获取价格	DIFFERENTIAL-TO-LVDS BUFFER/DIVIDER W/INTERNAL TERMINATION