PRELIMINARY
ICS874004
PCI EXPRESS™
JITTER ATTENUATOR
Integrated
Circuit
Systems, Inc.
GENERAL DESCRIPTION
Features
The ICS874004 is a high performance Differential- • (4) Differential LVDS output pairs
ICS
to HCSL Jitter Attenuator designed for use in PCI
• (1) Differential clock input
HiPerClockS™
Express™ systems. In some PCI Express™
systems, such as those found in desktop PCs, the
PCI Express™ clocks are generated from a low
• CLK and nCLK supports the following input types:
LVPECL, LVDS, LVHSTL, SSTL, HCSL
• Output frequency range: 98MHz - 160MHz
• Input frequency range: 98MHz - 128MHz
• VCO range: 490MHz - 640MHz
bandwidth, highphase noise PLL frequency synthesizer.In these
systems, a jitter attenuator may be required to attenuate high
frequency random and deterministic jitter components from the
PLL synthesizer and from the system board. The ICS874004
has 3 PLL bandwidth modes: 200KHz, 400KHz, and 800KHz.
200KHz mode will provide maximum jitter attenuation, but with
higher PLL tracking skew and spread spectrum modulation from
the motherboard synthesizer may be attenuated. 400KHz
provides an intermediate bandwidth that can easily track
triangular spread profiles, while providing good jitter attenuation.
800KHz bandwidth provides the best tracking skew and will pass
most spread profiles, but the jitter attenuation will not be as good
as the lower bandwidth modes. Because some 2.5 Gb serdes
have x20 multipliers while others have than x25 multipliers, the
874004 can be set for 1:1 mode or 5/4 multiplication mode (i.e.
100MHz input/125MHz output) using the F_SEL pin.
• Cycle-to-cycle jitter: 50ps (maximum) design target
• 3.3V operating supply
• 3 bandwidth modes allow the system designer to make jitter
attenuation/tracking skew design trade-offs
• 0°C to 70°C ambient operating temperature
The ICS874004 uses ICS 3rd Generation FemtoClockTM
PLL technology to achieve the lowest possible phase noise.
The device is packaged in a 24 Lead TSSOP package, making
it ideal for use in space constrained applications such as PCI
Express™ add-in cards.
PLL BANDWIDTH
BW_SEL
0 = PLL Bandwidth: ~200KHz
Float = PLL Bandwidth: ~400KHz (Default)
1 = PLL Bandwidth: ~800KHz
BLOCK DIAGRAM
PIN ASSIGNMENT
PU
OEA
nQA0
nQB0
QB0
1
24
23
22
21
20
19
18
17
16
15
14
13
QA0
PD
2
3
4
5
6
7
8
9
VDDO
QA1
F_SEL
QA0
VDDO
nQA1
QB1
nQB1
nFB_IN
FB_IN
Float
BW_SEL
0 = ~200KHz
0 ÷5
(default)
FB_OUT
nFB_OUT
MR
BW_SEL
VDDA
nQA0
QA1
Float = ~400KHz
1 = ~800KHz
1
÷4
nQA1
PD
CLK
OEB
GND
nCLK
CLK
Phase
Detector
VCO
10
11
12
F_SEL
VDD
PU
PD
nCLK
FB_IN
490-640MHz
QB0
OEA
nQB0
PU
nFB_IN
ICS874004
QB1
24-LeadTSSOP
nQB1
FB_OUT
4.40mm x 7.8mm x 0.92mm
package body
÷5
G Package
Top View
nFB_OUT
PD
PU
MR
OEB
The Preliminary Information presented herein represents a product in prototyping or pre-production.The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
874004AG
www.icst.com/products/hiperclocks.html
REV. A JANUARY 21, 2005
1