5秒后页面跳转
ICS8725Y PDF预览

ICS8725Y

更新时间: 2024-11-15 22:40:19
品牌 Logo 应用领域
矽成 - ICSI 逻辑集成电路驱动
页数 文件大小 规格书
7页 98K
描述
DIFFERENTIAL-TO-LVHSTL ZERO DELAY BUFFER

ICS8725Y 数据手册

 浏览型号ICS8725Y的Datasheet PDF文件第2页浏览型号ICS8725Y的Datasheet PDF文件第3页浏览型号ICS8725Y的Datasheet PDF文件第4页浏览型号ICS8725Y的Datasheet PDF文件第5页浏览型号ICS8725Y的Datasheet PDF文件第6页浏览型号ICS8725Y的Datasheet PDF文件第7页 
PRELIMINARY  
ICS8725  
Integrated  
Circuit  
Systems, Incꢀ  
1-TO-5  
DIFFERENTIAL-TO-LVHSTL ZERO DELAY BUFFER  
GENERAL DESCRIPTION  
FEATURES  
The ICS8725 is a high performance LVHSTL  
Fully integrated PLL  
,&6  
zero delay buffer and a member of the  
5 LVHSTL outputs each with the ability to drive 50to  
ground  
HiPerClockS™  
HiPerClockS™ family of High Performance  
Clocks Solutions from ICS. The VCO operates  
at a frequency range of 250MHz to 500MHz.  
Voh (max) = 1.2V  
Utilizing one of the outputs as feedback to the PLL output  
frequencies up to 500MHz can be regenerated with zero  
delay with respect to the input. Dual reference clock inputs  
support redundant clock or multiple reference applications.  
31.25MHz to 500MHz output frequency range  
Spread Smart™ for regenerating spread spectrum clocks  
Differential reference clock inputs accept any differential  
input signal  
· Differential reference clock inputs will accept single ended  
input signal with one of the inputs biased with a resistor  
network  
31.25MHz to 622MHz input frequency range  
LVCMOS / LVTTL control inputs  
3.3V core, 1.8V output operating supply voltage  
32 lead low-profile QFP (LQFP), 7mm x 7mm x 1.4mm  
package body, 0.8mm package lead pitch  
0°C to 70°C ambient operating temperature  
Industrial temperature version available upon request  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
DIV_SEL0  
32 31 30 29 28 27 26 25  
DIV_SEL1  
Q0  
nQ0  
Q1  
nQ1  
Q2  
nQ2  
Q3  
nQ3  
Q4  
nQ4  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
DIV_SEL0  
DIV_SEL1  
REF_CLK1  
nREF_CLK1  
REF_CLK2  
nREF_CLK2  
REF_SEL  
VDDO  
Q3  
÷1  
÷2  
÷4  
REF_CLK1  
nQ3  
Q2  
0
1
0
1
0
1
nREF_CLK1  
ICS8725  
REF_CLK2  
nREF_CLK2  
PLL  
÷8  
nQ2  
Q1  
÷8  
REF_SEL  
REF_DIV  
nQ1  
VDDO  
MR  
FB_IN  
9
10 11 12 13 14 15 16  
nFB_IN  
PLL_SEL  
MR  
32-Lead LQFP  
Y Package  
Top View  
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial  
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.  
8725  
www.icst.com/products/hiperclocks.html  
REV. A MARCH 5, 2001  
1

与ICS8725Y相关器件

型号 品牌 获取价格 描述 数据表
ICS8725YT ICSI

获取价格

DIFFERENTIAL-TO-LVHSTL ZERO DELAY BUFFER
ICS872S480 IDT

获取价格

Differential-to-HSTL Zero Delay Clock Generator
ICS873032AGLF IDT

获取价格

Low Skew Clock Driver, 873032 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 3 X 3
ICS873032AMLF IDT

获取价格

Low Skew Clock Driver, 873032 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 3.90
ICS873032AMLFT IDT

获取价格

Low Skew Clock Driver, 873032 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 3.90
ICS873033 ICSI

获取价格

HIGH SPEED, ÷4 DIFFERENTIAL-TO- 3.3V, 5V LVPE
ICS873033AG ICSI

获取价格

HIGH SPEED, ÷4 DIFFERENTIAL-TO- 3.3V, 5V LVPE
ICS873033AGLF ICSI

获取价格

HIGH SPEED, ÷4 DIFFERENTIAL-TO- 3.3V, 5V LVPE
ICS873033AGLFT ICSI

获取价格

HIGH SPEED, ÷4 DIFFERENTIAL-TO- 3.3V, 5V LVPE
ICS873033AGT ICSI

获取价格

HIGH SPEED, ÷4 DIFFERENTIAL-TO- 3.3V, 5V LVPE