5秒后页面跳转
ICS86953BYI-20LF PDF预览

ICS86953BYI-20LF

更新时间: 2024-09-24 19:57:39
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
9页 133K
描述
PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32

ICS86953BYI-20LF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:LQFP,针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.2
输入调节:DIFFERENTIALJESD-30 代码:S-PQFP-G32
JESD-609代码:e3长度:7 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:32实输出次数:8
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):260
传播延迟(tpd):4 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.075 ns座面最大高度:1.6 mm
最大供电电压 (Vsup):3.63 V最小供电电压 (Vsup):3.1 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mm最小 fmax:62.5 MHz
Base Number Matches:1

ICS86953BYI-20LF 数据手册

 浏览型号ICS86953BYI-20LF的Datasheet PDF文件第2页浏览型号ICS86953BYI-20LF的Datasheet PDF文件第3页浏览型号ICS86953BYI-20LF的Datasheet PDF文件第4页浏览型号ICS86953BYI-20LF的Datasheet PDF文件第5页浏览型号ICS86953BYI-20LF的Datasheet PDF文件第6页浏览型号ICS86953BYI-20LF的Datasheet PDF文件第7页 
PRELIMINARY  
ICS86953I-20  
Integrated  
Circuit  
Systems, Incꢀ  
LOW SKEW, 1-TO-9  
DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER  
GENERAL DESCRIPTION  
FEATURES  
The ICS86953I-20 is a low voltage, low skew • 9 single ended LVCMOS/LVTTL outputs;  
,&6  
1-to-9 Differential-to-LVCMOS/LVTTL Clock  
Generator and a member of the HiPerClockS™  
family of High Performance Clock Solutions from  
ICS. The PCLK, nPCLK pair can accept most stan-  
(8) clocks, (1) feedback  
HiPerClockS™  
• PCLK, nPCLK pair can accept the following differential  
input levels: LVPECL, CML, SSTL  
dard differential input levels. With output frequencies up to 175MHz,  
the ICS86953I-20 is targeted for high performance clock appli-  
cations. Along with a fully integrated PLL, the ICS86953I-20 con-  
tains frequency configurable outputs and an external feedback  
input for regenerating clocks with “zero delay”.  
• Maximum output frequency: PLL Mode, 175MHz  
• VCO range: 250MHz to 700MHz  
• Output skew: 75ps (maximum)  
• Cycle-to-cycle jitter: 50ps (maximum)  
• Static phase offset: 90ps ± 110ps  
• 3.3V supply voltage  
• -40°C to 85°C ambient operating temperature  
• Pin compatible to the MPC953  
PIN ASSIGNMENT  
32 31 30 29 28 27 26 25  
VDDA  
FB_CLK  
nc  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
Q1  
VDDO  
Q2  
nc  
GND  
Q3  
ICS86953I-20  
nc  
nc  
VDDO  
Q4  
GND  
PCLK  
GND  
9
10 11 12 13 14 15 16  
32-Lead LQFP  
7mm x 7mm x 1.4mm package body  
Y package  
Top View  
BLOCK DIAGRAM  
QFB  
PCLK  
nPCLK  
0
1
0
1
7
Q0:Q6  
Q7  
/
0
1
Phase  
Detector  
÷4  
LPF  
VCO  
FB_CLK  
÷2  
VCO_SEL  
nBYPASS  
MR/nOE  
PLL_SEL  
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial  
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.  
86953BYI-20  
www.icst.com/products/hiperclocks.html  
REV. B APRIL 29, 2003  
1

与ICS86953BYI-20LF相关器件

型号 品牌 获取价格 描述 数据表
ICS86953BYI-20LFT IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953BYI-20T IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953BYILF IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953BYILF-147 IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953BYILFT IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953BYIT IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953BYIT-147 ICSI

获取价格

DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER
ICS86953I-147 ICSI

获取价格

DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER
ICS86962CYI-01LF IDT

获取价格

PLL Based Clock Driver, 86962 Series, 17 True Output(s), 0 Inverted Output(s), PQFP32, 7 X
ICS86962CYI-01LFT IDT

获取价格

PLL Based Clock Driver, 86962 Series, 17 True Output(s), 0 Inverted Output(s), PQFP32, 7 X