Datasheet > ICS864S004AKILF

ICS864S004AKILF

更新时间： 2024-09-24 21:18:47

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
17页	665K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS864S004AKILF 数据手册

PRELIMINARY

LVDS ZERO DELAY BUFFER w/ JITTER ATTENUATION FOR

VIDEO APPLICATIONS

ICS864S004I

General Description

Features

The ICS864S004I is Zero-Delay Buffer with four

• Four LVDS differential output pairs, and

one feedback output pair

differential LVDS output pairs, and uses external

feedback for “zero delay” clock regeneration.

Another feature of the device is the ability to select

different bandwidth modes during normal operation

HiPerClockS™

• One differential clock input pair PCLK, nPCLK can accept the

following differential input levels: LVDS, LVPECL, CML, SSTL

• Maximum output frequency: 333.33MHz

• VCO range: 1.2GHz – 2GHz

• Cycle-to-cycle jitter: TBD

to allow for additional clock jitter attenuation.

The output frequency range is specified to include the most

common video rates used in professional video systems. With a

wide frequency range, the ICS864S004I is ideal for use in video

applications where zero-delay, low skew and jitter attenuation are

critical factors.

• 3.3V operating supply voltage

• Two bandwidth modes allow the system designer to make jitter

attenuation/tracking skew design trade-offs

• External feedback for “zero delay” clock regeneration

• -40°C to 85°C ambient operating temperature

• Available in both standard (RoHS 5) and lead-free (RoHS 6)

packages

Pin Assignment

32 31 30 29 28 27 26 25

BW_SEL

V^DDA

VDD

nQ0

nQ1

PCLK

nPCLK

SE_CLK

nQ2

nQ3

10 11 12 13 14 15 16

32-Lead VFQFN

5mm x 5mm x 0.925mm package body

K Package

Top View

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification.

Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

IDT™ / ICS™ LVDS ZERO DELAY BUFFER

ICS864S004AKI REV. A OCTOBER 10, 2007

12 3 4 5 6 7...17

中文翻译

下载PDF

与ICS864S004AKILF相关器件

型号	品牌	获取价格	描述	数据表
ICS864S004AKILFT	IDT	获取价格	Low Skew Clock Driver, 864S Series, 5 True Output(s), 0 Inverted Output(s), 5 X 5 MM, 0.92
ICS864S004AKIT	IDT	获取价格	Low Skew Clock Driver, 864S Series, 5 True Output(s), 0 Inverted Output(s), 5 X 5 MM, 0.92
ICS86953AYI-147	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953AYI-147LF	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953AYI-147T	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953AYILF	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953AYILFT	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953AYIT	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953BYI	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS86953BYI-147	ICSI	获取价格	DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

与ICS864S004AKILF相关文章

SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

4
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

8
摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

79
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

71

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS864S004AKILF

ICS864S004AKILF 数据手册

与ICS864S004AKILF相关器件

与ICS864S004AKILF相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS864S004AKILF

ICS864S004AKILF 数据手册

与ICS864S004AKILF相关器件

与ICS864S004AKILF相关文章

您还可以找

您在本页遇到什么问题？