Datasheet > ICS854057AGT

ICS854057AGT

更新时间： 2024-11-12 07:25:39

品牌	Logo	应用领域
艾迪悌 - IDT		光电二极管
页数	文件大小	规格书
13页	256K
描述
Low Skew Clock Driver, 854057 Series, 1 True Output(s), 0 Inverted Output(s), PDSO20, 4.40 X 6.50 MM, 0.925 MM HEIGHT, MO-153, TSSOP-20

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS854057AGT 数据手册

ICS854057

4:1 OR 2:1 LVDS CLOCK MULTIPLEXER

^WITHINTERNAL INPUT TERMINATION

Integrated

Circuit

Systems, Inc.

GENERAL DESCRIPTION

FEATURES

The ICS854057 is a 4:1 or 2:1 LVDS Clock Mul- • High speed differential multiplexer.The device can be

ICS

tiplexer which can operate up to 2GHz and is a

member of the HiPerClockS™family of High Per-

formance Clock Solutions from ICS.The PCLK,

nPCLK pairs can accept most standard differen-

configured as either a 4:1 or 2:1 multiplexer

HiPerClockS™

• Single LVDS output

• 4 selectable PCLK, nPCLK inputs with internal termination

tial input levels. Internal termination is provided on each dif-

ferential input pair.The ICS854057 operates using a 2.5V sup-

ply voltage. The fully differential architecture and low propa-

gation delay make it ideal for use in high speed multiplexing

applications.The select pins have internal pulldown resistors.

Leaving one input unconnected (pulled to logic low by the in-

ternal resistor) will transform the device into a 2:1 multiplexer.

The SEL1 pin is the most significant bit and the binary num-

ber applied to the select pins will select the same numbered

data input (i.e., 00 selects PCLK0, nPCLK0).

• PCLK, nPCLK pairs can accept the following differential

input levels: LVPECL, LVDS, CML, SSTL

• Output frequency: >2GHz

• Part-to-part skew: 200ps (maximum)

• Propagation delay: 800ps (maximum)

• Additive phase jitter, RMS: 66fs (typical)

• 2.5V operating supply

• -40°C to 85°C ambient operating temperature

• Available in both, Standard and RoHS/Lead-Free compliant

packages

BLOCK DIAGRAM

PIN ASSIGNMENT

VT0

VDD

PCLK0

VT0

nPCLK0

SEL1

SEL0

PCLK1

VT1

V^DD

PCLK3

VT3

nPCLK3

PCLK2

VT2

nPCLK2

GND

PCLK0

nPCLK0

VT1

nPCLK1

PCLK1

nPCLK1

GND 10

ICS854057

VT2

20-LeadTSSOP

4.40mm x 6.50mm x 0.925mm body package

G Package

PCLK2

nPCLK2

TopView

VT3

PCLK3

nPCLK3

Pulldown

SEL1

SEL0

854057AG

www.icst.com/products/hiperclocks.html

REV. A JULY 18, 2005

12 3 4 5 6 7...13

中文翻译

下载PDF

与ICS854057AGT相关器件

型号	品牌	获取价格	描述	数据表
ICS854058	ICSI	获取价格	DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER
ICS854058AG	ICSI	获取价格	DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER
ICS854058AGLF	IDT	获取价格	Multiplexer, 1-Func, 8 Line Input, 1 Line Output, Complementary Output, PDSO24, 4.40 X 7.8
ICS854058AGLFT	IDT	获取价格	Multiplexer, 1-Func, 8 Line Input, 1 Line Output, Complementary Output, PDSO24, 4.40 X 7.8
ICS854058AGT	IDT	获取价格	Multiplexer, 1-Func, 8 Line Input, 1 Line Output, Complementary Output, PDSO24, 4.40 X 7.8
ICS85408	ICSI	获取价格	LOW SKEW, 1-TO-8 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP
ICS85408AG	IDT	获取价格	Low Skew Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM, 0.9
ICS85408BG	ICSI	获取价格	LOW SKEW, 1-TO-8 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP
ICS85408BGI	IDT	获取价格	Low Skew Clock Driver, 85408 Series, 8 True Output(s), 0 Inverted Output(s), PDSO24, 4.40
ICS85408BGILF	IDT	获取价格	Low Skew Clock Driver, 85408 Series, 8 True Output(s), 0 Inverted Output(s), PDSO24, 4.40

与ICS854057AGT相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS854057AGT

ICS854057AGT 数据手册

与ICS854057AGT相关器件

与ICS854057AGT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS854057AGT

ICS854057AGT 数据手册

与ICS854057AGT相关器件

与ICS854057AGT相关文章

您还可以找

您在本页遇到什么问题？