Datasheet > ICS854054AGT

ICS854054AGT

更新时间： 2024-11-11 03:59:55

品牌	Logo	应用领域
矽成 - ICSI		复用器时钟
页数	文件大小	规格书
13页	200K
描述
DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS854054AGT 数据手册

ICS854054

4:1

DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER

Integrated

Circuit

Systems, Inc.

GENERAL DESCRIPTION

FEATURES

The ICS854054 is a 4:1 Differential-to-LVDS Clock • High speed 4:1 differential multiplexer

ICS

HiPerClockS™

Multiplexer which can operate up to 2.8GHz and

is a member of the HiPerClockS™family of High

Performance Clock Solutions from ICS. The

ICS854054 has 4 selectable differential clock

• One differential LVDS output

• Four selectable differential clock inputs

• PCLKx, nPCLKx pairs can accept the following

differential input levels: LVPECL, LVDS, CML, SSTL

inputs. The PCLK, nPCLK input pairs can accept LVPECL,

LVDS, CML or SSTL levels. The fully differential architec-

ture and low propagation delay make it ideal for use in clock

distribution circuits. The select pins have internal pulldown

resistors. The SEL1 pin is the most significant bit and the

binary number applied to the select pins will select the same

numbered data input (i.e., 00 selects PCLK0, nPCLK0).

• Maximum output frequency: 2.8GHz

• Translates any single ended input signal to

LVDS levels with resistor bias on nPCLKx input

• Part-to-part skew: 375ps (maximum)

• Propagation delay: 700ps (maximum)

• Supply voltage range: 3.135V to 3.465V

• -40°C to 85°C ambient operating temperature

• Available in both standard and lead-free RoHS compliant

packages

BLOCK DIAGRAM

PIN ASSIGNMENT

PCLK0

nPCLK0

PCLK1

nPCLK1

V^DD

SEL0

SEL1

GND

V^DD

GND

nPCLK3

PCLK3

nPCLK2

PCLK2

PCLK0

nPCLK0

(default)

PCLK1

nPCLK1

PCLK2

nPCLK2

ICS854054

16-LeadTSSOP

PCLK3

nPCLK3

4.4mm x 5.0mm x 0.92mm package body

G Package

TopView

SEL0

SEL1

854054AG

www.icst.com/products/hiperclocks.html

REV.A MARCH 29, 2006

12 3 4 5 6 7...13

中文翻译

下载PDF

与ICS854054AGT相关器件

型号	品牌	获取价格	描述	数据表
ICS854057	ICSI	获取价格	4:1 OR 2:1 LVDS CLOCK MULTIPLEXER WITH INTERNAL INPUT TERMINATION
ICS854057AGLF	IDT	获取价格	Low Skew Clock Driver, 854057 Series, 1 True Output(s), 0 Inverted Output(s), PDSO20, 4.40
ICS854057AGLFT	IDT	获取价格	Low Skew Clock Driver, 854057 Series, 1 True Output(s), 0 Inverted Output(s), PDSO20, 4.40
ICS854057AGT	IDT	获取价格	Low Skew Clock Driver, 854057 Series, 1 True Output(s), 0 Inverted Output(s), PDSO20, 4.40
ICS854058	ICSI	获取价格	DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER
ICS854058AG	ICSI	获取价格	DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER
ICS854058AGLF	IDT	获取价格	Multiplexer, 1-Func, 8 Line Input, 1 Line Output, Complementary Output, PDSO24, 4.40 X 7.8
ICS854058AGLFT	IDT	获取价格	Multiplexer, 1-Func, 8 Line Input, 1 Line Output, Complementary Output, PDSO24, 4.40 X 7.8
ICS854058AGT	IDT	获取价格	Multiplexer, 1-Func, 8 Line Input, 1 Line Output, Complementary Output, PDSO24, 4.40 X 7.8
ICS85408	ICSI	获取价格	LOW SKEW, 1-TO-8 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP