Datasheet > ICS843002I-40

ICS843002I-40

更新时间： 2024-11-02 11:14:39

品牌	Logo	应用领域
矽成 - ICSI		石英晶振压控振荡器衰减器
页数	文件大小	规格书
21页	275K
描述
175MHZ, FEMTOCLOCKS-TM VCXO BASED SONET/SDH JITTER ATTENUATOR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS843002I-40 数据手册

PRELIMINARY

ICS843002I-40

Integrated

Circuit

Systems, Inc.

175MHZ, FEMTOCLOCKS™ VCXO BASED

SONET/SDH JITTER ATTENUATOR

GENERAL DESCRIPTION

FEATURES

The ICS843002I-40 is a member of the • (2) Differential LVPECL outputs

ICS

HiperClockS™ family of high performance clock

solutions from ICS.The ICS843002I-40 is a PLL

based synchronous clock generator that is

optimized for SONET/SDH line card applications

• Selectable CLKx, nCLKx differential input pairs

HiPerClockS™

• CLKx, nCLKx pairs can accept the following differential

input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL or

single-ended LVCMOS or LVTTL levels

where jitter attenuation and frequency translation is needed.

The device contains two internal PLL stages that are cascaded

in series.The first PLL stage uses a VCXO which is optimized

to provide reference clock jitter attenuation and to be jitter

tolerant, and to provide a stable reference clock for the 2nd

PLL stage (typically 19.44MHz). The second PLL stage

provides additional frequency multiplication (x32), and it

maintains low output jitter by using a low phase noise

FemtoClock VCO. PLL multiplication ratios are selected

from internal lookup tables using device input selection pins.

The device performance and the PLL multiplication ratios are

optimized to support non-FEC (non-Forward Error Correction)

SONET/SDH applications with rates up to OC-48 (SONET)

• Maximum output frequency: 175MHz

• FemtoClock VCO frequency range: 560MHz - 700MHz

• RMS phase jitter @ 155.52MHz, using a 19.44MHz crystal

(12kHz to 20MHz): 0.81ps (typical)

• Full 3.3V or mixed 3.3V core/2.5V output supply voltage

• -40°C to 85°C ambient operating temperature

^{or STM-16 (SDH).The VCXO requires the use of an external,}PIN ASSIGNMENT

inexpensive pullable crystal.VCXO PLL uses external passive

loop filter components which are used to optimize the PLL

loop bandwidth and damping characteristics for the given

line card application.

The ICS843002I-40 includes two clock input ports. Each one

can accept either a single-ended or differential input. Each

input port also includes an activity detector circuit, which

reports input clock activity through the LOR0 and LOR1 logic

output pins.The two input ports feed an input selection mux.

“Hitless switching” is accomplished through proper filter

tuning. Jitter transfer and wander characteristics are

influenced by loop filter tuning, and phase transient

performance is influenced by both loop filter tuning and

alignment error between the two reference clocks.

32 31 30 29 28 27 26 25

LF1

LF0

LOR0

LOR1

ISET

V^CC

V^CCO_LVCMOS

VCCO_LVPECL

nQB

CLK0

nCLK0

CLK_SEL

V^EE

10 11 12 13 14 15 16

Typical ICS843002I-40 configuration in SONET/SDH Systems:

• VCXO 19.44MHz crystal

• Loop bandwidth: 50Hz - 250Hz

• Input Reference clock frequency selections:

19.44MHz, 38.88MHz, 77.76MHz, 155.52MHz,

311.04MHz, 622.08MHz

ICS843002I-40

32-LeadVFQFN

• Output clock frequency selections:

19.44MHz, 77.76MHz, 155.52MHz, Hi-Z

5mm x 5mm x 0.75mm package body

K Package

TopView

The Preliminary Information presented herein represents a product in prototyping or pre-production.The noted characteristics are based on initial

product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

843002AKI-40

www.icst.com/products/hiperclocks.html

REV. A JUNE 22, 2005

12 3 4 5 6 7...21

中文翻译

下载PDF

与ICS843002I-40相关器件

型号	品牌	获取价格	描述	数据表
ICS843002I-41	ICSI	获取价格	700MHz, FEMTOCLOCKS-TM VCXO BASED SONET/SDH JITTER ATTENUATOR
ICS843002I-41	IDT	获取价格	700MHZ, FEMTOCLOCKTM VCXO BASED SONET/SDH JITTER ATTENUATOR
ICS843002I-72	IDT	获取价格	FEMTOCLOCKS⑩ VCXO BASED WCDMA CLOCK GENERATOR
ICS843003	ICSI	获取价格	FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003	ICSI	获取价格	FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AG	ICSI	获取价格	FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AG	ICSI	获取价格	FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AGI-01	ICSI	获取价格	FEMTOCLOCKS-TM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AGI-01LF	IDT	获取价格	Clock Generator, 680MHz, PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, T
ICS843003AGI-01LFT	IDT	获取价格	Clock Generator, 680MHz, PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, T

与ICS843002I-40相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

6
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

3
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS843002I-40

ICS843002I-40 数据手册

与ICS843002I-40相关器件

与ICS843002I-40相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS843002I-40

ICS843002I-40 数据手册

与ICS843002I-40相关器件

与ICS843002I-40相关文章

您还可以找

您在本页遇到什么问题？