Datasheet > ICS8430-111

ICS8430-111

更新时间： 2024-11-02 11:14:35

品牌	Logo	应用领域
矽成 - ICSI		/
页数	文件大小	规格书
16页	181K
描述
700MHZ, LOW JITTER DIFFERENTIAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS8430-111 数据手册

PRELIMINARY

ICS8430-111

Integrated

Circuit

Systems, Inc.

700MHZ, LOW JITTER

DIFFERENTIAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

GENERAL DESCRIPTION

FEATURES

The ICS8430-111 is a general purpose, dual out- • Dual differential 3.3V LVPECL output

ICS

put high frequency synthesizer and a member of

• Selectable 14MHz to 27MHz differential CLK, nCLK

orTEST_CLK input

HiPerClockS™

the HiPerClockS™ family of High Performance

Clock Solutions from ICS. The CLK, nCLK pair

can accept most standard differential input lev-

• CLK, nCLK accepts any differential input signal:

LVPECL, LVHSTL, LVDS, SSTL, HCSL

els. The single ended TEST_CLK input accepts LVCMOS or

LVTTL input levels and translates them to 3.3V LVPECL levels.

TheVCO operates at a frequency range of 200MHz to 700MHz.

With the output configured to divide the VCO frequency by 2,

output frequency steps as small as 2MHz can be achieved

using a 16MHz differential or single ended reference clock. Out-

put frequencies up to 700MHz can be programmed using the

serial or parallel interfaces to the configuration logic. The low

jitter and frequency range of the ICS8430-111 makes it an ideal

clock generator for most clock tree applications.

• TEST_CLK accepts the following input types:

LVCMOS, LVTTL

• Output frequency range up to 700MHz

• VCO range: 200MHz to 700MHz

• Parallel or serial interface for programming counter

and output dividers

• Cycle-to-cycle jitter: 25ps (maximum)

• 3.3V supply voltage

• 0°C to 70°C ambient operating temperature

• Industrial termperature information available upon request

BLOCK DIAGRAM

PIN ASSIGNMENT

VCO_SEL

CLK_SEL

TEST_CLK

32 31 30 29 28 27 26 25

CLK

nCLK

TEST_CLK

CLK_SEL

V^CCA

÷ 16

ICS8430-111

S_LOAD

S_DATA

S_CLOCK

PLL

PHASE DETECTOR

V^EE

VCO

FOUT0

nFOUT0

FOUT1

nFOUT1

÷ N

10 11 12 13 14 15 16

÷ M

÷ 2

S_LOAD

S_DATA

S_CLOCK

nP_LOAD

CONFIGURATION

INTERFACE

LOGIC

TEST

32-Lead LQFP

7mm x 7mm x 1.4mm package body

M0:M8

N0:N2

Y Package

TopView

The Preliminary Information presented herein represents a product in prototyping or pre-production.The noted characteristics are based on initial

product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

8430DY-111

www.icst.com/products/hiperclocks.html

REV. F JUNE 1, 2005

12 3 4 5 6 7...16

中文翻译

下载PDF

与ICS8430-111相关器件

型号	品牌	获取价格	描述	数据表
ICS843011AG	ICSI	获取价格	FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR
ICS843011AGLF	ICSI	获取价格	FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR
ICS843011AGLFT	ICSI	获取价格	FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR
ICS843011AGT	ICSI	获取价格	FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR
ICS843011AM-01	IDT	获取价格	Clock Generator, 113.33MHz, PDSO8, 4.40 X 3 MM, 0.925 MM HEIGHT, MO-153, TSSOP-8
ICS843011AM-01LF	IDT	获取价格	Clock Generator, 113.33MHz, PDSO8, 4.40 X 3 MM, 0.925 MM HEIGHT, MO-153, TSSOP-8
ICS843011AM-01LFT	IDT	获取价格	Clock Generator, 113.33MHz, PDSO8, 4.40 X 3 MM, 0.925 MM HEIGHT, MO-153, TSSOP-8
ICS843011AM-01T	IDT	获取价格	Clock Generator, 113.33MHz, PDSO8, 4.40 X 3 MM, 0.925 MM HEIGHT, MO-153, TSSOP-8
ICS843011C	ICSI	获取价格	FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR
ICS843011CG	ICSI	获取价格	FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR

与ICS8430-111相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

6
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

3
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

24
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

25

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS8430-111

ICS8430-111 数据手册

与ICS8430-111相关器件

与ICS8430-111相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS8430-111

ICS8430-111 数据手册

与ICS8430-111相关器件

与ICS8430-111相关文章

您还可以找

您在本页遇到什么问题？