Datasheet > ICS541M

ICS541M

更新时间： 2024-11-08 22:48:19

品牌	Logo	应用领域
矽成 - ICSI		时钟
页数	文件大小	规格书
4页	63K
描述
PRELIMINARY INFORMATION PLL Clock Divider

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS541M 数据手册

PRELIMINARY INFORMATION

ICS541

PLL Clock Divider

Description

Features

• Packaged in 8 pin SOIC

The ICS541 is a cost effective way to produce a

high quality clock output divided from a clock

input. The chip accepts a clock input up to

135 MHz at 3.3 V, and by using proprietary Phase

Locked Loop (PLL) techniques, produces a divide

by 1, 2, 4, or 8 of the input clock. There are two

outputs on the chip, one being a low-skew divide

by two of the other. So, for instance, if an 80 MHz

input clock is used, the ICS541 can produce low

skew 80 MHz and 40 MHz clocks, or 40 MHz

and 20 MHz clocks, or 20 MHz and 10MHz

clocks. The chip has an all-chip power down mode

that stops the outputs low, and an OE pin that tri-

states the outputs.

• Low cost clock divider

• Low skew (500ps) outputs. One is ÷ 2 of other.

• Easy to use with other generators and buffers

• Input clock frequency up to 135 MHz at 3.3 V

• Input clock frequency up to 156 MHz at 5.0 V

• Tolerant of poor input clock duty cycle, jitter.

• Output clock duty cycle of 45/55

• Power Down turns off chip

• Output Enable

• Full CMOS clock swings with 25mA drive

capability at TTL levels

The ICS541 is a member of the ICS

ClockBlocks™ family of clock building blocks.

See the ICS542 and ICS543 for other clock

dividers, and the ICS300, 501, 502, and 503 for

clock multipliers.

• Advanced, low power CMOS process

• Operating voltages of 3.0 to 5.5 V

Block Diagram

VDD GND

Output

Buffer

CLK

S1, S0

PLL,

Divider and

Selection

Circuitry

÷2

Input Clock

Output

Buffer

CLK/2

OE (both outputs)

MDS 541 B

Revision 082500

Printed 11/14/00

Integrated Circuit Systems, Inc. •525 Race Street• San Jose•CA• 95126• (408)295-9800tel • www.icst.com

12 3 4

中文翻译

下载PDF

与ICS541M相关器件

型号	品牌	获取价格	描述	数据表
ICS541MT	ICSI	获取价格	PRELIMINARY INFORMATION PLL Clock Divider
ICS542	ICSI	获取价格	Clock Divider
ICS542	IDT	获取价格	CLOCK DIVIDER
ICS542M	ICSI	获取价格	Clock Divider
ICS542M	IDT	获取价格	Low Skew Clock Driver, 542 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.
ICS542MI	IDT	获取价格	Prescaler/Multivibrator
ICS542MILF	IDT	获取价格	CLOCK DIVIDER
ICS542MILFT	IDT	获取价格	Low Skew Clock Driver, 542 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.
ICS542MIT	IDT	获取价格	Low Skew Clock Driver, 542 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.
ICS542MLF	IDT	获取价格	Low Skew Clock Driver, 542 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.