5秒后页面跳转
ICS357M-XX-LF PDF预览

ICS357M-XX-LF

更新时间: 2024-09-27 11:00:43
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
6页 84K
描述
Clock Generator, 200MHz, CMOS, PDSO16, SOIC-16

ICS357M-XX-LF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.84
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:9.9 mm端子数量:16
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:200 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
主时钟/晶体标称频率:50 MHz认证状态:Not Qualified
座面最大高度:1.75 mm最大供电电压:5.5 V
最小供电电压:3.13 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

ICS357M-XX-LF 数据手册

 浏览型号ICS357M-XX-LF的Datasheet PDF文件第2页浏览型号ICS357M-XX-LF的Datasheet PDF文件第3页浏览型号ICS357M-XX-LF的Datasheet PDF文件第4页浏览型号ICS357M-XX-LF的Datasheet PDF文件第5页浏览型号ICS357M-XX-LF的Datasheet PDF文件第6页 
PRELIMINARY INFORMATION  
ICS357  
PECL/LVDS Spread Spectrum QTClock  
Description  
Features  
• Packaged as 16 pin TSSOP and SOIC  
• Quick turn frequency programming allows  
samples as quickly as one day  
The ICS357 quick turn (QTClock™) generates a high  
quality, high frequency, spread spectrum differential  
PECL/LVDS clock from a clock or crystal input. The  
ICS357 contains a One-Time Programmable (OTP)  
ROM which is factory programmed with PLL divider  
values to output a broad range of frequencies up to  
200 MHz. This allows customer requests for different  
input and output frequencies to be shipped in one to  
three days.  
• Ideal for the High Speed Serial ATA applications  
• Spread spectrum outputs  
• Output frequencies up to 200 MHz at 3.3V  
• Input crystal frequency of 5 - 27 MHz  
• Input clock frequency of 2 - 50 MHz  
• Duty cycle of 45/55  
Using Phase-Locked-Loop (PLL) techniques, the  
device runs from a standard fundamental mode,  
inexpensive crystal, or clock. It can replace multiple  
devices, saving board space and cost.  
• Operating voltage of 3.3 V or 5 V  
• Advanced, low power CMOS process  
Block Diagram  
VDD  
RES  
VDD  
OTP  
3
ROM  
with PLL  
Divider  
Values  
PLL with  
Spread  
Spectrum  
PECL  
S2:S0  
Crystal  
PECL  
or clock  
input  
Resistors on PECL are  
identical (but not shown)  
X1/ICLK  
Crystal  
Oscillator  
REFOUT  
X2  
PDTS (all outputs, oscillator, and PLL)  
Capacitors are required with a crystal input  
for accurate tuning of the clock.  
MDS 357 B  
1
Revision 032301  
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose, CA, 95126 •(408) 295-9800tel• www.icst.com  

与ICS357M-XX-LF相关器件

型号 品牌 获取价格 描述 数据表
ICS357M-XXT IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO16, SOIC-16
ICS357M-XXT-LF IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO16, SOIC-16
ICS3726-02 ICSI

获取价格

HIGH PERFORMANCE VCXO
ICS3726-02LF IDT

获取价格

Oscillator
ICS3726-02LFT IDT

获取价格

Oscillator
ICS3726-02T IDT

获取价格

Oscillator
ICS3726-12 ICSI

获取价格

HIGH PERFORMANCE VCXO
ICS3726M-02 ICSI

获取价格

HIGH PERFORMANCE VCXO
ICS3726M-02LF ICSI

获取价格

HIGH PERFORMANCE VCXO
ICS3726M-02LFT ICSI

获取价格

HIGH PERFORMANCE VCXO