5秒后页面跳转
ICS348RILF PDF预览

ICS348RILF

更新时间: 2024-09-26 20:07:07
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
7页 151K
描述
Clock Generator, CMOS, PDSO20

ICS348RILF 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:SSOP, SSOP20,.25Reach Compliance Code:unknown
风险等级:5.84JESD-30 代码:R-PDSO-G20
JESD-609代码:e3湿度敏感等级:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
电源:3.3 V认证状态:Not Qualified
子类别:Clock Generators标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUALBase Number Matches:1

ICS348RILF 数据手册

 浏览型号ICS348RILF的Datasheet PDF文件第2页浏览型号ICS348RILF的Datasheet PDF文件第3页浏览型号ICS348RILF的Datasheet PDF文件第4页浏览型号ICS348RILF的Datasheet PDF文件第5页浏览型号ICS348RILF的Datasheet PDF文件第6页浏览型号ICS348RILF的Datasheet PDF文件第7页 
ICS348  
Quad PLL Field Programmable VersaClock Synthesizer  
Description  
Features  
The ICS348 field programmable clock synthesizer  
generates up to 9 high-quality, high-frequency clock  
outputs including multiple reference clocks from a low  
frequency crystal or clock input. The ICS348 has 4  
independent on-chip PLLs and is designed to replace  
crystals and crystal oscillators in most electronic  
systems.  
Packaged as 20-pin SSOP (QSOP)  
Eight addressable registers  
Replaces multiple crystals and oscillators  
Output frequencies up to 200 MHz at 3.3V  
Input crystal frequency of 5 to 27 MHz  
Input clock frequency of 2 to 50 MHz  
Up to nine reference outputs  
TM  
Using ICS’ VersaClock software to configure PLLs  
and outputs, the ICS348 contains a One-Time  
Programmable (OTP) ROM to allow field  
programmability. Programming features include eight  
selectable configuration registers, up to two sets of four  
low-skew outputs.  
Up to two sets of four low-skew outputs  
Operating voltages of 3.3 V  
Advanced, low power CMOS process  
For one output clock, use the ICS341 (8-pin). For two  
output clocks, use the ICS342 (8-pin). For three  
output clocks, use the ICS343 (8-pin). For more than  
three outputs, use the ICS345 or ICS348.  
Using Phase-Locked Loop (PLL) techniques, the  
device runs from a standard fundamental mode,  
inexpensive crystal, or clock. It can replace multiple  
crystals and oscillators, saving board space and cost.  
Available in Pb (lead) free packaging  
The ICS348 is also available in factory programmed  
custom versions for high-volume applications.  
Block Diagram  
3
VDD  
CLK1  
CLK2  
PLL1  
OTP  
ROM  
with  
PLL  
S2:S0  
3
CLK3  
PLL2  
PLL3  
PLL4  
Divide  
Logic  
and  
Output  
Enable  
Control  
Values  
CLK4  
CLK5  
CLK6  
CLK7  
CLK8  
CLK9  
Crystal or  
clock input  
X1/ICLK  
Crystal  
Oscillator  
X2  
GND  
2
External capacitors are  
required with a crystal input.  
PDTS  
MDS 348 E  
1
Revision 011205  
Integrated Circuit Systems, Inc. 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com  

与ICS348RILF相关器件

型号 品牌 获取价格 描述 数据表
ICS348RIP ICSI

获取价格

Quad PLL Field Programmable VersaClock Synthesizer
ICS348RIPLF ICSI

获取价格

Quad PLL Field Programmable VersaClock Synthesizer
ICS348RIPLFT ICSI

获取价格

Quad PLL Field Programmable VersaClock Synthesizer
ICS348RIPT ICSI

获取价格

Quad PLL Field Programmable VersaClock Synthesizer
ICS348RI-XXLF IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, ROHS COMPLIANT, SSOP-20
ICS348RI-XXLFT IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, ROHS COMPLIANT, SSOP-20
ICS348RI-XXT IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20
ICS348RLF ICSI

获取价格

Quad PLL Field Programmable VersaClock Synthesizer
ICS348RP ICSI

获取价格

Quad PLL Field Programmable VersaClock Synthesizer
ICS348RPLF ICSI

获取价格

Quad PLL Field Programmable VersaClock Synthesizer