5秒后页面跳转
ICS345 PDF预览

ICS345

更新时间: 2024-09-25 22:48:15
品牌 Logo 应用领域
矽成 - ICSI /
页数 文件大小 规格书
7页 154K
描述
Triple PLL Field Programmable SS VersaClock Synthesizer

ICS345 数据手册

 浏览型号ICS345的Datasheet PDF文件第2页浏览型号ICS345的Datasheet PDF文件第3页浏览型号ICS345的Datasheet PDF文件第4页浏览型号ICS345的Datasheet PDF文件第5页浏览型号ICS345的Datasheet PDF文件第6页浏览型号ICS345的Datasheet PDF文件第7页 
ICS345  
Triple PLL Field Programmable SS VersaClock Synthesizer  
Description  
Features  
Packaged as 20-pin SSOP (QSOP)  
Spread spectrum capability  
The ICS345 field programmable clock synthesizer  
generates up to nine high-quality, high-frequency clock  
outputs including multiple reference clocks from a  
low-frequency crystal or clock input. It is designed to  
replace crystals and crystal oscillators in most  
electronic systems.  
Eight addressable registers  
Replaces multiple crystals and oscillators  
Output frequencies up to 200 MHz at 3.3 V  
Input crystal frequency of 5 to 27 MHz  
Input clock frequency of 2 to 50 MHz  
Up to nine reference outputs  
TM  
Using ICS’ VersaClock software to configure PLLs  
and outputs, the ICS345 contains a One-Time  
Programmable (OTP) ROM to allow field  
programmability. Programming features include eight  
selectable configuration registers, up to two sets of four  
low-skew outputs, and optional Spread Spectrum  
outputs.  
Up to two sets of four low-skew outputs  
Operating voltages of 3.3 V  
Advanced, low-power CMOS process  
For one output clock, use the ICS341. For two output  
clocks, see the ICS342. For three output clocks, see  
the ICS343. For more than three outputs, see the  
ICS345 or ICS348.  
Using Phase-Locked Loop (PLL) techniques, the  
device runs from a standard fundamental mode,  
inexpensive crystal, or clock. It can replace multiple  
crystals and oscillators, saving board space and cost.  
Available in Pb (lead) free packaging  
The ICS345 is also available in factory programmed  
custom versions for high-volume applications.  
Block Diagram  
3
VDD  
PLL1 with  
Spread  
Spectrum  
CLK1  
CLK2  
CLK3  
CLK4  
CLK5  
CLK6  
CLK7  
CLK8  
CLK9  
3
OTP  
S2:S0  
ROM  
with  
PLL  
Divide  
Logic  
and  
Output  
Enable  
Control  
Values  
PLL2  
PLL3  
Crystal or  
clock input  
X1/ICLK  
Crystal  
Oscillator  
X2  
GND  
2
External capacitors are  
required with a crystal input.  
PDTS  
MDS 345 D  
1
Revision 090704  
Integrated Circuit Systems, Inc. 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com  

与ICS345相关器件

型号 品牌 获取价格 描述 数据表
ICS345RILF IDT

获取价格

Clock Generator, CMOS, PDSO20
ICS345RIP ICSI

获取价格

Triple PLL Field Programmable SS VersaClock Synthesizer
ICS345RIP IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RIPLF IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RIPLFT IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RIPT IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RI-XX IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RI-XXLF IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RI-XXLFT IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RI-XXT IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER