5秒后页面跳转
ICS345 PDF预览

ICS345

更新时间: 2024-09-26 04:22:55
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
9页 209K
描述
TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER

ICS345 数据手册

 浏览型号ICS345的Datasheet PDF文件第2页浏览型号ICS345的Datasheet PDF文件第3页浏览型号ICS345的Datasheet PDF文件第4页浏览型号ICS345的Datasheet PDF文件第5页浏览型号ICS345的Datasheet PDF文件第6页浏览型号ICS345的Datasheet PDF文件第7页 
DATASHEET  
TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER ICS345  
Description  
Features  
The ICS345 field programmable clock synthesizer  
generates up to nine high-quality, high-frequency clock  
outputs including multiple reference clocks from a  
low-frequency crystal or clock input. It is designed to  
replace crystals and crystal oscillators in most electronic  
systems.  
Packaged as 20-pin SSOP (QSOP)  
Spread spectrum capability  
Eight addressable registers  
Replaces multiple crystals and oscillators  
Output frequencies up to 200 MHz at 3.3 V  
Input crystal frequency of 5 to 27 MHz  
Input clock frequency of 2 to 50 MHz  
Up to nine reference outputs  
TM  
Using IDT’s VersaClock software to configure PLLs and  
outputs, the ICS345 contains a One-Time Programmable  
(OTP) ROM to allow field programmability. Programming  
features include eight selectable configuration registers, up  
to two sets of four low-skew outputs, and optional Spread  
Spectrum outputs.  
Up to two sets of four low-skew outputs  
Operating voltages of 3.3 V  
Advanced, low-power CMOS process  
Using Phase-Locked Loop (PLL) techniques, the device  
runs from a standard fundamental mode, inexpensive  
crystal, or clock. It can replace multiple crystals and  
oscillators, saving board space and cost.  
For one output clock, use the ICS341. For two output  
clocks, see the ICS342. For three output clocks, see the  
ICS343. For more than three outputs, see the ICS345 or  
ICS348.  
Available in Pb (lead) free packaging  
The ICS345 is also available in factory programmed custom  
versions for high-volume applications.  
Block Diagram  
3
VDD  
PLL1 with  
Spread  
CLK1  
CLK2  
CLK3  
CLK4  
CLK5  
CLK6  
CLK7  
CLK8  
CLK9  
3
OTP  
S2:S0  
ROM  
with  
Spectrum  
PLL  
Divide  
Logic  
Values  
PLL2  
PLL3  
and  
Output  
Enable  
Control  
Crystal or  
clock input  
X1/ICLK  
Crystal  
Oscillator  
X2  
GND  
2
External capacitors are  
required with a crystal input.  
PDTS  
IDT™ / ICS™ TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER 1  
ICS345  
REV K 110207  

与ICS345相关器件

型号 品牌 获取价格 描述 数据表
ICS345RILF IDT

获取价格

Clock Generator, CMOS, PDSO20
ICS345RIP ICSI

获取价格

Triple PLL Field Programmable SS VersaClock Synthesizer
ICS345RIP IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RIPLF IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RIPLFT IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RIPT IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RI-XX IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RI-XXLF IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RI-XXLFT IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
ICS345RI-XXT IDT

获取价格

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER