5秒后页面跳转
ICS308 PDF预览

ICS308

更新时间: 2024-01-24 21:10:44
品牌 Logo 应用领域
矽成 - ICSI /
页数 文件大小 规格书
8页 135K
描述
SERIAL PROGRAMMABLE QUAD PLL VERSACLOCK SYNTHESIZER

ICS308 技术参数

生命周期:Contact ManufacturerReach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8536.69.40.40
风险等级:5.66Is Samacsys:N
其他特性:STANDARD: UL 94V-0主体宽度:0.394 inch
主体深度:0.189 inch主体长度:0.4 inch
联系完成配合:SN-PB ON CU联系完成终止:GOLD
触点材料:P-CUSN触点样式:BELLOWED TYPE
目前评级:1 A设备插槽类型:IC SOCKET
使用的设备类型:DIP8介电耐压:1000VAC V
外壳材料:POLYBUTYLENE TEREPHTHALATE-THERMOPLASTIC绝缘电阻:5000000000 Ω
插接触点节距:0.1 inch安装方式:STRAIGHT
触点数:8最高工作温度:85 °C
最低工作温度:-55 °CPCB接触模式:RECTANGULAR
PCB触点行间距:0.3 mm端子节距:1.778 mm
端接类型:SOLDERBase Number Matches:1

ICS308 数据手册

 浏览型号ICS308的Datasheet PDF文件第2页浏览型号ICS308的Datasheet PDF文件第3页浏览型号ICS308的Datasheet PDF文件第4页浏览型号ICS308的Datasheet PDF文件第5页浏览型号ICS308的Datasheet PDF文件第6页浏览型号ICS308的Datasheet PDF文件第7页 
ICS308  
SERIAL PROGRAMMABLE QUAD PLL VERSACLOCK SYNTHESIZER  
Description  
Features  
The ICS308 is a versatile serially programmable, quad  
PLL clock source. The ICS308 can generate any  
frequency from 250 kHz to 200 MHz, and up to 6  
different output frequencies simultaneously. The  
outputs can be reprogrammed on the fly, and will lock to  
a new frequency in 10 ms or less. Smooth transitions  
(in which the clock duty cycle remains roughly 50%) are  
guaranteed if the output divider is not changed.  
Packaged in 20-pin SSOP (QSOP)  
Operating voltage of 3.3 V  
Highly accurate frequency generation  
M/N Multiplier PLL: M = 1..2048, N = 1..1024  
Serially programmable: user determines the output  
frequency via a 3-wire interface  
Eliminates need for custom quartz oscillators  
Input crystal frequency of 5 - 27 MHz  
Optional programmable on-chip crystal capacitors  
Output clock frequencies up to 200 MHz  
Reference clock output  
The device includes a PDTS pin which tri-states the  
output clocks and powers down the entire chip.  
The ICS308 default for non-programmed start-up are  
buffered reference clock outputs on all clock output  
pins.  
Power down tri-state mode  
Very low jitter  
Block Diagram  
3
VDD  
CLK1  
CLK2  
PLL1  
PLL2  
PLL3  
PLL4  
STROBE  
SCLK  
CLK3  
Divide  
Logic  
and  
Output  
Enable  
Control  
CLK4  
DATA  
CLK5  
CLK6  
CLK7  
CLK8  
CLK9  
Crystal or  
clock input  
X1/ICLK  
Crystal  
Oscillator  
X2  
GND  
2
External capacitors are  
required with a crystal input.  
PDTS  
MDS 308 F  
1
Revision 090704  
Integrated Circuit Systems 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com  

与ICS308相关器件

型号 品牌 描述 获取价格 数据表
ICS-308-AGG SAMTEC IC Socket, DIP8, 8 Contact(s)

获取价格

ICS-308-AGT SAMTEC IC Socket, DIP8, 8 Contact(s),

获取价格

ICS-308-HGT SAMTEC IC Socket, DIP8, 8 Contact(s)

获取价格

ICS-308-J SAMTEC IC Socket, DIP8, 8 Contact(s)

获取价格

ICS-308-JGT SAMTEC IC Socket, DIP8, 8 Contact(s)

获取价格

ICS-308-KGT SAMTEC IC Socket, DIP8, 8 Contact(s)

获取价格