5秒后页面跳转
IBMB6M32734HGA-8NT PDF预览

IBMB6M32734HGA-8NT

更新时间: 2024-11-21 20:10:31
品牌 Logo 应用领域
国际商业机器公司 - IBM 时钟动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
23页 421K
描述
DDR DRAM Module, 32MX72, 0.8ns, CMOS, DIMM-184

IBMB6M32734HGA-8NT 技术参数

生命周期:Obsolete零件包装代码:DIMM
包装说明:DIMM, DIMM184针数:184
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.36风险等级:5.84
访问模式:SINGLE BANK PAGE BURST最长访问时间:0.8 ns
其他特性:AUTO/SELF REFRESH最大时钟频率 (fCLK):125 MHz
I/O 类型:COMMONJESD-30 代码:R-XDMA-N184
内存密度:2415919104 bit内存集成电路类型:DDR DRAM MODULE
内存宽度:72功能数量:1
端口数量:1端子数量:184
字数:33554432 words字数代码:32000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:32MX72
输出特性:3-STATE封装主体材料:UNSPECIFIED
封装代码:DIMM封装等效代码:DIMM184
封装形状:RECTANGULAR封装形式:MICROELECTRONIC ASSEMBLY
电源:2.5 V认证状态:Not Qualified
刷新周期:8192自我刷新:YES
最大待机电流:0.878 A子类别:DRAMs
最大压摆率:2.19 mA最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子形式:NO LEAD
端子节距:1.27 mm端子位置:DUAL
Base Number Matches:1

IBMB6M32734HGA-8NT 数据手册

 浏览型号IBMB6M32734HGA-8NT的Datasheet PDF文件第2页浏览型号IBMB6M32734HGA-8NT的Datasheet PDF文件第3页浏览型号IBMB6M32734HGA-8NT的Datasheet PDF文件第4页浏览型号IBMB6M32734HGA-8NT的Datasheet PDF文件第5页浏览型号IBMB6M32734HGA-8NT的Datasheet PDF文件第6页浏览型号IBMB6M32734HGA-8NT的Datasheet PDF文件第7页 
.
IBMB6M32734HGA  
Preliminary  
Features  
32Mx72 One Bank Registered DDR SDRAM Module  
preamble and one-half clock post-amble  
• Differential clock inputs  
• Data is read or written on both clock edges  
• Address and control signals are fully synchro-  
nous to positive clock edge  
• 184-Pin Registered 8-Byte Dual In-Line Memory  
Module  
• 32Mx72 Double Data Rate (DDR) SDRAM  
DIMM (32M X 8 SDRAMS)  
• Programmable Operation:  
• Performance:  
- DIMM CAS Latency: 3, 3.5  
- Burst Type: Sequential or Interleave  
- Burst Length: 2, 4, 8  
PC1600  
Units  
DIMM CAS Latency  
Clock Frequency  
Clock Cycle  
3
3.5  
125  
8.0  
f
t
f
100  
10  
MHz  
ns  
CK  
CK  
DQ  
- Operation: Burst Read and Write  
• Auto Refresh (CBR) and Self Refresh Modes  
• Automatic and controlled precharge commands  
• Power Down Mode  
DQ Burst Frequency  
200  
250  
MHz  
• Intended for 100 MHz applications  
• Inputs and outputs are SSTL-2 compatible  
• V = 2.5Volt ± 0.2, V = 2.5Volt ± 0.2  
• 13/10/2 Addressing (row/column/bank)  
• 7.8 µs Max. Average Periodic Refresh Interval  
• Card size: 5.25" x 0.157" x 1.70"  
• Gold contacts  
• SDRAMS in 66-pin TSOP-II Package  
• Serial Presence Detect  
DD  
DDQ  
• Single Pulsed RAS interface  
• SDRAMs have four internal banks for concur-  
rent operation  
• Module has one physical bank  
• Bi-directional data strobe with one clock cycle  
Description  
IBMB6M32734HGA is a registered 184-Pin Double  
Data Rate (DDR) Synchronous DRAM Dual In-Line  
Memory Module (DIMM), organized as a one-bank  
high-speed memory array. The 32Mx72 module is a  
single-bank DIMM that uses nine 32Mx8 DDR  
SDRAMs in 400 mil TSOP packages. This DIMM  
achieves high-speed data transfer rates of up to 250  
MHz.  
be programmed into the DIMM by address inputs  
A0-A12 and I/O inputs BA0 and BA1 using the  
mode register set cycle. The DIMM CAS latency  
exceeds the SDRAM device specification by one  
clock due to the address and control signals being  
clocked to the SDRAM devices.  
These DIMMs are manufactured using raw cards  
developed for broad industry use by IBM as refer-  
ence designs. The use of these common design  
files will minimize electrical variation between sup-  
pliers.  
The DIMM is intended for use in applications oper-  
ating from 100 MHz to 125 MHz clock speeds with  
data rates of 200 to 250 MHz. All control and  
address signals are re-driven through registers to  
the DDR SDRAM devices. The control and address  
input signals are latched in the register on one rising  
clock edge and sent to the SDRAM devices on the  
following rising clock edge.  
The DIMM uses serial presence detects imple-  
mented via a serial EEPROM using the two-pin IIC  
protocol. The first 128 bytes of serial PD data are  
programmed and locked during module assembly.  
The last 128 bytes are available to the customer.  
A phase-locked loop (PLL) on the DIMM is used to  
re-drive the differential clock signals to both the  
DDR SDRAM devices and the registers, thus mini-  
mizing system clock loading. Clock enable (CKE0)  
controls all devices on the DIMM.  
All IBM 184 DDR SDRAM DIMMs provide a high-  
performance, flexible 8-byte interface in a 5.25” long  
space-saving footprint.  
Prior to any access operation, the device CAS  
latency and burst type/length/operation type must  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
19L7358.H02502A  
1/01  
Page 1 of 23  

与IBMB6M32734HGA-8NT相关器件

型号 品牌 获取价格 描述 数据表
IBMB6N32644JGA-8NT IBM

获取价格

DDR DRAM Module, 32MX64, 0.8ns, CMOS, DIMM-184
IBMB6N64644HGA-75NT IBM

获取价格

DDR DRAM Module, 64MX64, 0.75ns, CMOS, DIMM-184
IBMN312164CT3B-260 IBM

获取价格

Synchronous DRAM, 8MX16, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
IBMN312164CT3B-75A IBM

获取价格

Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
IBMN312164CT3B-75H IBM

获取价格

Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
IBMN312404CT3B-260 IBM

获取价格

Synchronous DRAM, 32MX4, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
IBMN312404CT3B-75A IBM

获取价格

Synchronous DRAM, 32MX4, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
IBMN312404CT3B-75H IBM

获取价格

Synchronous DRAM, 32MX4, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
IBMN312804CT3B-260 IBM

获取价格

Synchronous DRAM, 16MX8, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
IBMN312804CT3B-75A IBM

获取价格

Synchronous DRAM, 16MX8, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54