5秒后页面跳转
HY57V281620AT-H PDF预览

HY57V281620AT-H

更新时间: 2024-01-26 10:29:27
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器
页数 文件大小 规格书
13页 97K
描述
4 Banks x 2M x 16bits Synchronous DRAM

HY57V281620AT-H 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:TSOP2, TSOP54,.46,32
针数:54Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.85Is Samacsys:N
访问模式:FOUR BANK PAGE BURST最长访问时间:6 ns
其他特性:AUTO/SELF REFRESH最大时钟频率 (fCLK):100 MHz
I/O 类型:COMMON交错的突发长度:1,2,4,8
JESD-30 代码:R-PDSO-G54长度:22.238 mm
内存密度:134217728 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:16功能数量:1
端口数量:1端子数量:54
字数:8388608 words字数代码:8000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:8MX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装等效代码:TSOP54,.46,32
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not Qualified刷新周期:4096
座面最大高度:1.194 mm自我刷新:YES
连续突发长度:1,2,4,8,FP最大待机电流:0.001 A
子类别:DRAMs最大压摆率:0.2 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.8 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10.16 mmBase Number Matches:1

HY57V281620AT-H 数据手册

 浏览型号HY57V281620AT-H的Datasheet PDF文件第2页浏览型号HY57V281620AT-H的Datasheet PDF文件第3页浏览型号HY57V281620AT-H的Datasheet PDF文件第4页浏览型号HY57V281620AT-H的Datasheet PDF文件第5页浏览型号HY57V281620AT-H的Datasheet PDF文件第6页浏览型号HY57V281620AT-H的Datasheet PDF文件第7页 
HY57V281620A  
4 Banks x 2M x 16bits Synchronous DRAM  
DESCRIPTION  
The Hynix HY57V281620A is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which  
require large memory density and high bandwidth. HY57V281620A is organized as 4banks of 2,097,152x16  
HY57V281620A is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-  
nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output  
voltage levels are compatible with LVTTL.  
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated  
by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of  
read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst  
read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)  
FEATURES  
Single 3.3±0.3V power supply  
Auto refresh and self refresh  
All device pins are compatible with LVTTL interface  
4096 refresh cycles / 64ms  
JEDEC standard 400mil 54pin TSOP-II with 0.8mm  
of pin pitch  
Programmable Burst Length and Burst Type  
- 1, 2, 4, 8 or Full page for Sequential Burst  
- 1, 2, 4 or 8 for Interleave Burst  
All inputs and outputs referenced to positive edge of  
system clock  
Data mask function by UDQM or LDQM  
Internal four banks operation  
Programmable CAS Latency ; 2, 3 Clocks  
ORDERING INFORMATION  
Part No.  
Clock Frequency  
Power  
Organization  
Interface  
Package  
HY57V281620AT-6  
HY57V281620AT-7  
HY57V281620AT-K  
HY57V281620AT-H  
HY57V281620AT-8  
HY57V281620AT-P  
HY57V281620AT-S  
HY57V281620ALT-6  
HY57V281620ALT-7  
HY57V281620ALT-K  
HY57V281620ALT-H  
HY57V281620ALT-8  
HY57V281620ALT-P  
HY57V281620ALT-S  
166MHz  
143MHz  
133MHz  
133MHz  
125MHz  
100MHz  
100MHz  
166MHz  
143MHz  
133MHz  
133MHz  
125MHz  
100MHz  
100MHz  
Normal  
4Banks x 2Mbits  
x16  
LVTTL  
400mil 54pin TSOP II  
Low power  
This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits de-  
scribed. No patent licenses are implied.  
Rev. 1.3/Aug. 01  

与HY57V281620AT-H相关器件

型号 品牌 描述 获取价格 数据表
HY57V281620AT-HI HYNIX 4 Banks x 2M x 16bits Synchronous DRAM

获取价格

HY57V281620AT-I ETC 8Mx16|3.3V|4K|K|SDR SDRAM - 128M

获取价格

HY57V281620AT-K HYNIX 4 Banks x 2M x 16bits Synchronous DRAM

获取价格

HY57V281620AT-KI HYNIX 4 Banks x 2M x 16bits Synchronous DRAM

获取价格

HY57V281620AT-P HYNIX 4 Banks x 2M x 16bits Synchronous DRAM

获取价格

HY57V281620AT-PI HYNIX 4 Banks x 2M x 16bits Synchronous DRAM

获取价格