HT48R05A-1/HT48C05/HT48R06A-1/HT48C06
Cost-Effective I/O Type 8-Bit MCU
Features
·
·
·
Operating voltage:
Buzzer driving pair and PFD supported
f
f
SYS=4MHz: 2.2V~5.5V
SYS=8MHz: 3.3V~5.5V
HALT function and wake-up feature reduce power
consumption
·
·
·
13 bidirectional I/O lines
·
Up to 0.5ms instruction cycle with 8MHz system clock
at VDD=5V
An interrupt input shared with an I/O line
·
·
·
·
·
8-bit programmable timer/event counter with over-
flow interrupt and 8-stage prescaler
Allinstructionsinoneortwomachinecycles
14-bit table read instruction
·
·
·
On-chip crystal and RC oscillator
Watchdog Timer
Two-level subroutine nesting
Bit manipulation instruction
Program memory ROM:
Powerful instructions:
512´14 for HT48R05A-1/HT48C05
1024´14 for HT48R06A-1/HT48C06
Data memory RAM
62 for HT48R05A-1/HT48C05
63 for HT48R06A-1/HT48C06
·
·
·
Low voltage reset function
32´8 for HT48R05A-1/HT48C05
64´8 for HT48R06A-1/HT48C06
16-pin SSOP package
18-pin DIP/SOP package
General Description
The HT48R05A-1/HT48C05 and HT48R06A-1/
HT48C06 are 8-bit high performance, RISC architec-
ture microcontroller devices specifically designed for
cost-effective multiple I/O control product applications.
The mask version HT48C05 and HT48C06 are fully pin
and functionally compatible with the OTP version
HT48R05A-1 and HT48R06A-1 devices.
The advantages of low power consumption, I/O flexibil-
ity, timer functions, oscillator options, HALT and
wake-up functions, watchdog timer, buzzer driver, as
well as low cost, enhance the versatility of these devices
to suit a wide range of application possibilities such as
industrial control, consumer products, subsystem con-
trollers, etc.
Block Diagram
I
N
T
/
P
C
0
I
n
t
e
r
r
u
p
t
C
i
r
c
u
i
t
T
M
R
C
S
S
T
T
A
A
C
C
K
K
0
1
M
P
r
e
s
c
a
l
e
r
f
S Y
S
P
r
o
g
r
a
m
P
r
o
g
r
a
m
I
N
T
C
T
M
R
U
R
O
M
C
o
u
n
t
e
r
T
M
R
/
P
C
1
X
P
C
0
P
C
1
I
n
s
t
r
u
c
t
i
o
n
R
e
g
i
s
t
e
r
M
D
A
T
A
W
D
T
S
M
P
M
U
S
Y
S
M
e
m
o
r
y
W
D
T
U
W
D
T
P
r
e
s
c
a
l
e
r
X
X
R
C
O
S
C
P
O
R
T
C
P
P
P
C
C
P
C
0
~
P
C
1
P
P
P
C
M
U
X
I
n
s
t
r
u
c
t
i
o
n
D
e
c
o
d
e
r
B
Z
/
B
Z
B
C
P
O
R
T
B
S
T
A
T
U
S
A
L
U
P
B
0
~
P
B
2
B
T
i
m
i
n
g
S
h
i
f
t
e
r
G
e
n
e
r
a
t
o
r
A
C
P
O
R
T
A
P
A
0
~
P
A
7
A
O
S
C
2
O
S
C
1
A
C
C
R
V
V
E
S
D
D
S
S
Rev. 1.10
1
June 9, 2004