Datasheet > HMC699LP5RTR

HMC699LP5RTR

更新时间： 2024-02-26 12:14:06

品牌	Logo	应用领域
HITTITE		/
页数	文件大小	规格书
12页	707K
描述
PLL/Frequency Synthesis Circuit,

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

HMC699LP5RTR 技术参数

生命周期：	Transferred	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.72
Base Number Matches：	1

HMC699LP5RTR 数据手册

HMC699LP5 / 699LP5E

v02.0908

7 GHz INTEGER N SYNTHESIZER

(N = 56 - 519)

Typical Applications

Features

Ultra Low SSB Phase Noise Floor:

-153 dBc/Hz @ 10 kHz offset @ 100 MHz

Reference Frequency.

The HMC699LP5(E) is ideal for:

• Satellite Communication Systems

• Point-to-Point Radios

Programmable Divider (N= 56 - 519) Operating

up to 7 GHz

• Military Applications

• Sonet Clock Generation

Open Collector Output Buffer Ampliﬁers for

Interfacing w/ Op-Amp Based Loop Filter

Reversible Polarity PFD w/ Lock Detect Output

32 Lead 5x5mm SMT Package: 25mm²

Functional Diagram

General Description

The HMC699LP5(E) is a frequency synthesizer with

a wideband reversible polarity digital PFD and lock

detect output. The divider operates unconditionally

from 160 - 7000 MHz with a continuous integer

division ratio of 56 to 519. The HMC699LP5(E) high

frequency operation along with ultra low phase noise

ﬂoor make possible synthesizers with wide loop

bandwidth and low N resulting in fast settling and

very low phase noise. When used in conjunction with

a differential loop ﬁlter, the HMC699LP5(E) can be

used to phase lock a VCO to a reference oscillator.

Electrical Speciﬁcations, T_A= +25° C, Vcc = Vcc1 = Vcc2 = Vcc3 = Vcc_pd = 5V

Parameter

Conditions

Min.

Typ.

Max.

Units

MHz

dBm

MHz

dBm

Maximum Ref. Input Frequency

Minimum Ref. Input Frequency

Reference Input Power Range

Maximum VCO Input Frequency

Minimum VCO Input Frequency

VCO Input Power Range

Sine or Square Wave Input ^[1]

Square Wave Input ^[2]

100 MHz Frequency

1300

-5

7000

Sine Wave Input

160

100 MHz Input Frequency

-10

PFD Output Voltage

PFD Gain

2000

0.32

mV, Pk - Pk

V/Rad.

Gain = Vpp / 2π Rad.

@ 10 kHz Offset @ 100 MHz Square Wave Ref. Input

Pin= 0 dBm

SSB Phase Noise

-153

345

dBc/Hz

Total Supply Current

[1] Maximum frequencies may be limited by available counter division ratio.

[2] Square wave input achieves best phase noise at lower ref. frequency (see sine & square wave comparison plots)

For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373

Order On-line at www.hittite.com

11 - 24

12 3 4 5 6 7...12

下载PDF

与HMC699LP5RTR相关器件

型号	品牌	描述	获取价格	数据表
HMC699LP5TR	HITTITE	Support Circuit, 1-Func, PQCC32, 5 X 5 MM, ROHS COMPLIANT, PLASTIC, SMT-32	获取价格
HMC700LP4	HITTITE	8 GHz 16-Bit Fractional-N PLL	获取价格
HMC700LP4E	HITTITE	8 GHz 16-Bit Fractional-N PLL	获取价格
HMC700LP4ERTR	HITTITE	PLL/Frequency Synthesis Circuit,	获取价格
HMC700LP4ETR	HITTITE	Telecom Circuit, 1-Func, BICMOS, PQCC24, 4 X 4 MM, ROHS COMPLIANT, PLASTIC, SMT-24	获取价格
HMC700LP4RTR	HITTITE	PLL/Frequency Synthesis Circuit,	获取价格