5秒后页面跳转
HMC699LP5ERTR PDF预览

HMC699LP5ERTR

更新时间: 2024-02-12 15:36:14
品牌 Logo 应用领域
HITTITE 电信集成电路异步传输模式ATM
页数 文件大小 规格书
12页 692K
描述
PLL/Frequency Synthesis Circuit,

HMC699LP5ERTR 技术参数

生命周期:Transferred包装说明:HVQCCN,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.8JESD-30 代码:S-PQCC-N32
长度:5 mm功能数量:1
端子数量:32最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE座面最大高度:1 mm
标称供电电压:5 V表面贴装:YES
电信集成电路类型:ATM/SONET/SDH SUPPORT CIRCUIT温度等级:INDUSTRIAL
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD宽度:5 mm
Base Number Matches:1

HMC699LP5ERTR 数据手册

 浏览型号HMC699LP5ERTR的Datasheet PDF文件第2页浏览型号HMC699LP5ERTR的Datasheet PDF文件第3页浏览型号HMC699LP5ERTR的Datasheet PDF文件第4页浏览型号HMC699LP5ERTR的Datasheet PDF文件第5页浏览型号HMC699LP5ERTR的Datasheet PDF文件第6页浏览型号HMC699LP5ERTR的Datasheet PDF文件第7页 
HMC699LP5 / 699LP5E  
v03.0709  
7 GHz INTEGER N SYNTHESIZER  
(N = 56 - 519)  
Typical Applications  
Features  
Ultra Low SSB Phase Noise Floor:  
-153 dBc/Hz @ 10 kHz offset @ 100 MHz  
Reference Frequency.  
The HMC699LP5(E) is ideal for:  
• Satellite Communication Systems  
• Point-to-Point Radios  
Programmable Divider (N= 56 - 519) Operating  
up to 7 GHz  
• Military Applications  
• Sonet Clock Generation  
Open Collector Output Buffer Amplifiers for  
Interfacing w/ Op-Amp Based Loop Filter  
Reversible Polarity PFD w/ Lock Detect Output  
32 Lead 5x5mm SMT Package: 25mm2  
Functional Diagram  
General Description  
11  
The HMC699LP5(E) is a frequency synthesizer with  
a wideband reversible polarity digital PFD and lock  
detect output. The divider operates unconditionally  
from 160 - 7000 MHz with a continuous integer  
division ratio of 56 to 519. The HMC699LP5(E) high  
frequency operation along with ultra low phase noise  
floor make possible synthesizers with wide loop  
bandwidth and low N resulting in fast settling and  
very low phase noise. When used in conjunction with  
a differential loop filter, the HMC699LP5(E) can be  
used to phase lock a VCO to a reference oscillator.  
Electrical Specifications, TA = +25° C, Vcc = Vcc1 = Vcc2 = Vcc3 = Vcc_pd = 5V  
Parameter  
Conditions  
Min.  
Typ.  
Max.  
Units  
MHz  
MHz  
dBm  
MHz  
MHz  
dBm  
Maximum Ref. Input Frequency  
Minimum Ref. Input Frequency  
Reference Input Power Range  
Maximum VCO Input Frequency  
Minimum VCO Input Frequency  
VCO Input Power Range  
Sine or Square Wave Input [1]  
Square Wave Input [2]  
100 MHz Frequency  
1300  
10  
+5  
-5  
7000  
Sine Wave Input  
160  
+5  
100 MHz Input Frequency  
-10  
PFD Output Voltage  
PFD Gain  
2000  
0.32  
mV, Pk - Pk  
V/Rad.  
Gain = Vpp / 2π Rad.  
@ 10 kHz Offset @ 100 MHz Square Wave Ref. Input  
Pin= 0 dBm  
SSB Phase Noise  
-153  
345  
dBc/Hz  
mA  
Total Supply Current  
[1] Maximum frequencies may be limited by available counter division ratio.  
[2] Square wave input achieves best phase noise at lower ref. frequency (see sine & square wave comparison plots)  
For price, delivery, and to place orders, please contact Hittite Microwave Corporation:  
20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373  
Order On-line at www.hittite.com  
11 - 24  

与HMC699LP5ERTR相关器件

型号 品牌 描述 获取价格 数据表
HMC699LP5ETR ADI 7 GHz Integer-N Synthesizer SMT

获取价格

HMC699LP5RTR HITTITE PLL/Frequency Synthesis Circuit,

获取价格

HMC699LP5TR HITTITE Support Circuit, 1-Func, PQCC32, 5 X 5 MM, ROHS COMPLIANT, PLASTIC, SMT-32

获取价格

HMC700LP4 HITTITE 8 GHz 16-Bit Fractional-N PLL

获取价格

HMC700LP4E HITTITE 8 GHz 16-Bit Fractional-N PLL

获取价格

HMC700LP4ERTR HITTITE PLL/Frequency Synthesis Circuit,

获取价格