HIP6501A
®
Data Sheet
December 30, 2004
FN4749.6
Triple Linear Power Controller with ACPI
Control Interface
The HIP6501A, paired with either the HIP6020 or HIP6021,
simplifies the implementation of ACPI-compliant designs in
microprocessor and computer applications. The IC
integrates two linear controllers and a low-current pass
transistor, as well as the monitoring and control functions
into a 16-pin SOIC package. One linear controller generates
Features
• Provides 3 ACPI-Controlled Voltages
- 5V Active/Sleep (5V
- 3.3V Active/Sleep (3.3V
- 2.5V/3.3V Active/Sleep (2.5V
• Simple Control Design - No Compensation Required
• Excellent Output Voltage Regulation
)
DUAL
)
DUAL
)
MEM
- 3.3V
Output: ±2.0% Over Temperature; Sleep
DUAL
the 3.3V
voltage plane from an ATX power supply’s
DUAL
States Only
5VSB output during sleep states (S3, S4/S5), powering the
PCI slots through an external pass transistor, as instructed
- 2.5V/3.3V Output: ±2.0% Over Temperature; Both
Operational States (3.3V setting in sleep only)
• Fixed Output Voltages Require No Precision External
Resistors
• Small Size
- Small External Component Count
• Selectable 2.5V
- 2.5V for RDRAM Memory
- 3.3V for SDRAM Memory
by the status of the 3.3V
enable pin. An additional pass
DUAL
transistor is used to switch in the ATX 3.3V output for PCI
operation during S0 and S1 (active) operatingstates. The
second linear controller supplies the computer system’s
2.5V/3.3V memory power through an external pass
transistor in active states. During S3 state, an integrated
pass transistor supplies the 2.5V/3.3V sleep-state power. A
Output Voltage Via FAULT/MSEL Pin
MEM
third controller powers up a 5V
the ATX 5V output in active states, or the ATX 5VSB in sleep
states.
plane by switching in
DUAL
• Under-Voltage Monitoring of All Outputs with Centralized
FAULT Reporting
The HIP6501A’s operating mode (active-state outputs or
sleep-state outputs) is selectable through two control pins:
S3 and S5. Further control of the logic governing activation
of different power modes is offered through two enabling
• Adjustable Soft-Start Function Eliminates 5VSB
Perturbations
• Pb-Free Available (RoHS Compliant)
Pinout
pins: EN3VDL and EN5VDL. In active states, the 3.3V
DUAL
linear regulator uses an external N-Channel pass MOSFET
to connect the output (V ) directly to the 3.3V input
HIP6501A (SOIC)
TOP VIEW
OUT1
supplied by an ATX (or equivalent) power supply, while
incurring minimal losses. In sleep state, the 3.3V output
16
1
2
3
4
5
6
7
8
VSEN2
5VSB
DUAL
15 DRV2
is supplied from the ATX 5VSB through an NPN transistor,
also external to the controller. Active state power delivery for
EN3VDL
3V3DLSB
14
13
12V
SS
the 2.5/3.3V
output is done through an external NPN
3V3DL
MEM
transistor, or an NMOS switch for the 3.3V setting. In sleep
states, conduction on this output is transferred to an internal
12 5VDL
EN5VDL
S3
5VDLSB
11
10
9
pass transistor. The 5V
output is powered through two
DUAL
DLA
S5
GND
external MOS transistors. In sleep states, a PMOS (or PNP)
transistor conducts the current from the ATX 5VSB output,
while in active states, current flow is transferred to an NMOS
transistor connected to the ATX 5V output. Similar to the
FAULT/MSEL
Ordering Information
TEMP.
PKG.
3.3V
output, the operation of the 5V
output is
DUAL
DUAL
PART NUMBER
HIP6501ACB
RANGE (°C)
0 to 70
PACKAGE
16 Ld SOIC
DWG. #
dictated not only by the status of the S3 and S5 pins, but that
of the EN5VDL pin as well.
M16.15
M16.15
HIP6501ACBZ
(Note)
0 to 70
16 Ld SOIC
(Pb-free)
HIP6501AEVAL1
Evaluation Board
*Add “-T” suffix to part number for tape and reel packaging.
NOTE: Intersil Pb-free products employ special Pb-free material sets; molding
compounds/die attach materials and 100% matte tin plate termination finish, which
are RoHS compliant and compatible with both SnPb and Pb-free soldering
operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-
020.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2004. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
5秒后页面跳转
NE5532P芯片资料：引脚说明、电气参数及替换型号推荐
解读MMBT5401数据手册：电气参数及替换型号推荐
深入解读BAV70数据手册：特性、电气参数及替换型号推荐
74HC595D芯片引脚图及功能、参数介绍、替代型号推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
