Datasheet > HI-6010_06

HI-6010_06

更新时间： 2024-10-01 04:21:47

品牌	Logo	应用领域
HOLTIC		/
页数	文件大小	规格书
12页	116K
描述
ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HI-6010_06 数据手册

HI-6010

ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS

January 2006

GENERAL DESCRIPTION

FEATURES

The HI-6010 is a CMOS integrated circuit designed to

interface the avionics data bus standard ARINC 429 to an

8 bit port. It contains one receiver and one transmitter.

They operate independently except for the self test option

and the parity option. The receiver demands that the

incoming data meet the standard protocol and the trans-

mitter outputs a standard protocol stream.

ARINC 429 protocol controller with interface to

an 8 bit bus

Automatic label recognition option

8 bit or 32 bit buffering option

Self test and parity options

CMOS / TTL logic pins

The HI-6010 provides flexible options for interfacing to the

user system. The controlling processor can operate both

the receiver and transmitter either by using hard wired

flags and gates at the pins or by using software reads and

writes of the Status Register and Control Register or a

combination thereof.

Plastic and ceramic package options - surface

mount or DIP

Military processing available

The chip is programmable to operate with single 8 bit

bytes requiring "on the fly transmitter loading and receiver

downloading" or to operate in 32 bit "extended buffer"

mode. In addition there is an option to use automatic label

recognition after loading 8 possible labels for comparison.

Parity and self test are also software programmable.

Master Reset is activated only by taking the MR pin high.

PIN CONFIGURATION (Top View)

VSS

WEF

28 RE

27 C/D

26 CS

25 WE

24 D7

23 D6

22 D5

21 D4

20 D3

19 D2

18 D1

17 D0

16 RXD1

15 VDD

CTS

TXC

HFS

Two clock inputs allow independent selection of the data

rates of the transmitter and receiver. Each must be 4X the

desiredARINC 429 frequency.

TXE

RXRDY

TXRDY

Error flags are generated for transmitter underwrites and

for receiver data framing miscues, parity errors, and buffer

overwrites.

TXD0 10

TXD1 11

RXC 12

FCR 13

RXD0 14

The HI-6010 is a 5 volt chip that will require data transla-

tion from and to theARINC bus. The HI-8482 and HI-8588

line receivers are available for the receiver side and the

HI-318X and HI-858X line drivers are available for the

transmitter side.

Pin numbers apply for plastic and ceramic DIP and

for plastic PLCC. Consult factory for pin out of 48

lead ceramic leadless chip carrier.

APPLICATIONS

OPERATING SUPPLY VOLTAGE

! Avionics Data Communication

! Serial to Parallel Conversion

! Parallel to Serial Conversion

! VDD = 5.0 VOLTS 5%

! VSS = 0.0 VOLTS

HOLT INTEGRATED CIRCUITS

www.holtic.com

(DS6010 Rev.D)

01/06

12 3 4 5 6 7...12

中文翻译

下载PDF

与HI-6010_06相关器件

型号	品牌	获取价格	描述	数据表
HI-6010C	HOLTIC	获取价格	ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6010CM-01	HOLTIC	获取价格	ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6010CT	HOLTIC	获取价格	ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6010J	HOLTIC	获取价格	ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6010JF	HOLTIC	获取价格	ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6010JT	HOLTIC	获取价格	ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6010JTF	HOLTIC	获取价格	ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6011	HOLTIC	获取价格	ARINC 429 Transmitter / Dual Receiver for 8-Bit Bus
HI-6011CDT	HOLTIC	获取价格	ARINC 429 Transmitter / Dual Receiver for 8-Bit Bus
HI6-0201-5	MAXIM	获取价格	Quad SPST CMOS Analog Switch

与HI-6010_06相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

36
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

30
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

28
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

39

产品中心

服务支持

精选活动

关于我们

帮助中心

HI-6010_06

HI-6010_06 数据手册

与HI-6010_06相关器件

与HI-6010_06相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HI-6010_06

HI-6010_06 数据手册

与HI-6010_06相关器件

与HI-6010_06相关文章

您还可以找

您在本页遇到什么问题？