5秒后页面跳转
HEF4027BT-Q100 PDF预览

HEF4027BT-Q100

更新时间: 2024-09-24 11:13:15
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
11页 213K
描述
Dual JK flip-flopProduction

HEF4027BT-Q100 数据手册

 浏览型号HEF4027BT-Q100的Datasheet PDF文件第2页浏览型号HEF4027BT-Q100的Datasheet PDF文件第3页浏览型号HEF4027BT-Q100的Datasheet PDF文件第4页浏览型号HEF4027BT-Q100的Datasheet PDF文件第5页浏览型号HEF4027BT-Q100的Datasheet PDF文件第6页浏览型号HEF4027BT-Q100的Datasheet PDF文件第7页 
HEF4027B-Q100  
Dual JK flip-flop  
Rev. 2 — 7 December 2021  
Product data sheet  
1. General description  
The HEF4027B-Q100 is a dual positive-edge triggered JK flip-flop featuring independent set direct  
(nSD), clear direct (nCD), clock inputs (nCP) and complementary outputs (nQ and nQ). Data  
is accepted when nCP is LOW, and transferred to the output on the positive-going edge of the  
clock. The asynchronous clear-direct (nCD) and set-direct (nSD) are independent and override the  
nJ, nK, and nCP inputs. Schmitt-trigger action in the clock input makes the circuit highly tolerant  
to slower clock rise and fall times. Inputs include clamp diodes. This enables the use of current  
limiting resistors to interface inputs to voltages in excess of VDD  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 3) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 3)  
Specified from -40 °C to +85 °C  
Wide supply voltage range from 3.0 V to 15.0 V  
CMOS low power dissipation  
High noise immunity  
Fully static operation  
5 V, 10 V, and 15 V parametric ratings  
Standardized symmetrical output characteristics  
ESD protection:  
MIL-STD-833, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)  
Complies with JEDEC standard JESD 13-B  
3. Applications  
Registers  
Counters  
Control circuits  
4. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range  
Name  
Description  
Version  
HEF4027BT-Q100 -40 °C to +85 °C  
SO16  
plastic small outline package; 16 leads;  
body width 3.9 mm  
SOT109-1  
 
 
 
 

与HEF4027BT-Q100相关器件

型号 品牌 获取价格 描述 数据表
HEF4027BT-Q100,118 NXP

获取价格

J-K Flip-Flop, 4000/14000/40000 Series, 2-Func, Positive Edge Triggered, 2-Bit, Complement
HEF4027BT-Q100J NXP

获取价格

HEF4027B-Q100 - Dual JK flip-flop SOP 16-Pin
HEF4027BT-T NXP

获取价格

IC 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTP
HEF4028B NXP

获取价格

1-of-10 decoder
HEF4028BD NXP

获取价格

1-of-10 decoder
HEF4028BDB NXP

获取价格

IC 4000/14000/40000 SERIES, DECIMAL DECODER/DRIVER, TRUE OUTPUT, CDIP16, Decoder/Driver
HEF4028BDF NXP

获取价格

IC 4000/14000/40000 SERIES, DECIMAL DECODER/DRIVER, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16,
HEF4028BF NXP

获取价格

1-of-10 decoder
HEF4028BN NXP

获取价格

1-of-10 decoder
HEF4028BP NXP

获取价格

1-of-10 decoder