5秒后页面跳转
HD74LV1GT14ACME PDF预览

HD74LV1GT14ACME

更新时间: 2024-01-19 09:51:23
品牌 Logo 应用领域
瑞萨 - RENESAS 转换器电平转换器触发器
页数 文件大小 规格书
7页 104K
描述
Inverter with Schmitt-trigger Input / CMOS Logic Level Shifter

HD74LV1GT14ACME 技术参数

生命周期:Active零件包装代码:SON
包装说明:VSOF, FL5/6,.047,20针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.51系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-F5长度:1.6 mm
负载电容(CL):50 pF逻辑集成电路类型:INVERTER
最大I(ol):0.006 A功能数量:1
输入次数:1端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VSOF
封装等效代码:FL5/6,.047,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
电源:3.3 VProp。Delay @ Nom-Sup:17 ns
传播延迟(tpd):17 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:0.6 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:FLAT
端子节距:0.5 mm端子位置:DUAL
宽度:1.2 mmBase Number Matches:1

HD74LV1GT14ACME 数据手册

 浏览型号HD74LV1GT14ACME的Datasheet PDF文件第2页浏览型号HD74LV1GT14ACME的Datasheet PDF文件第3页浏览型号HD74LV1GT14ACME的Datasheet PDF文件第4页浏览型号HD74LV1GT14ACME的Datasheet PDF文件第5页浏览型号HD74LV1GT14ACME的Datasheet PDF文件第6页浏览型号HD74LV1GT14ACME的Datasheet PDF文件第7页 
HD74LV1GT14A  
Inverter with Schmitt-trigger Input /  
CMOS Logic Level Shifter  
REJ03D0119-0700  
Rev.7.00  
Mar 21, 2008  
Description  
The HD74LV1GT14A is high-speed CMOS schmitt-trigger inverter using silicon gate CMOS process. With CMOS  
low power dissipation, it provides high-speed equivalent to LS–TTL series. The internal circuit of three stages  
construction with buffer provides wide noise margin and stable output. The input protection circuitry on this device  
allows over voltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS  
Logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage  
power supply. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook  
computers), and the low power consumption extends the battery life.  
Features  
The basic gate function is lined up as Renesas uni logic series.  
Supplied on emboss taping for high-speed automatic mounting.  
TTL compatible input level.  
Supply voltage range : 3.0 to 5.5 V  
Operating temperature range : –40 to +85°C  
Logic-level translate function  
3.0 V CMOS logic 5.0 V CMOS logic (@VCC = 5.0 V)  
1.8 V or 2.5 V CMOS logic 3.3 V CMOS logic (@VCC = 3.3 V)  
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)  
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)  
Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V)  
All the logical input has hysteresis voltage for the slow transition.  
Ordering Information  
Package Code  
(Previous Code)  
PTSP0005ZC-A  
(CMPAK-5V)  
Package  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
CMPAK–5 pin  
VSON–5 pin  
Abbreviation  
HD74LV1GT14ACME  
HD74LV1GT14AVSE  
CM  
E (3000 pcs/reel)  
E (3000 pcs/reel)  
PUSN0005KA-A  
(TNP-5DV)  
VS  
Note: Please consult the sales office for the above package availability.  
REJ03D0119-0700 Rev.7.00, Mar 21, 2008  
Page 1 of 6  

与HD74LV1GT14ACME相关器件

型号 品牌 获取价格 描述 数据表
HD74LV1GT14ACME-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 1-INPUT INVERT GATE, PDSO5, SC-88A, CMPAK-5
HD74LV1GT14AVS HITACHI

获取价格

Inverter, LV/LV-A/LVX/H Series, 1-Func, 1-Input, CMOS, PDSO5, VSON-5
HD74LV1GT14AVSE RENESAS

获取价格

Inverter with Schmitt-trigger Input / CMOS Logic Level Shifter
HD74LV1GT32A RENESAS

获取价格

2-input OR Gate / CMOS Logic Level Shifter
HD74LV1GT32ACME RENESAS

获取价格

2-input OR Gate / CMOS Logic Level Shifter
HD74LV1GT32ACME-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 2-INPUT OR GATE, PDSO5, SC-88A, CMPAK-5
HD74LV1GT32A-EL RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 2-INPUT OR GATE, PDSO5, CMPAK-5
HD74LV1GT32AVSE RENESAS

获取价格

2-input OR Gate / CMOS Logic Level Shifter
HD74LV1GT32AVSE-E RENESAS

获取价格

暂无描述
HD74LV1GT66A RENESAS

获取价格

Analog Switch