5秒后页面跳转
HD74LV1GT04AVSE PDF预览

HD74LV1GT04AVSE

更新时间: 2024-09-23 05:10:59
品牌 Logo 应用领域
瑞萨 - RENESAS 转换器电平转换器栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 102K
描述
Inverter / CMOS Logic Level Shifter

HD74LV1GT04AVSE 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SON
包装说明:1.20 X 1.60 MM, 0.50 MM PITCH, PLASTIC, VSON-5针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.44Is Samacsys:N
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-F5
长度:1.6 mm负载电容(CL):50 pF
逻辑集成电路类型:INVERTER最大I(ol):0.006 A
湿度敏感等级:1功能数量:1
输入次数:1端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VSOF
封装等效代码:FL5/6,.047,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:17 ns传播延迟(tpd):17 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:0.6 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:FLAT端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:1.2 mmBase Number Matches:1

HD74LV1GT04AVSE 数据手册

 浏览型号HD74LV1GT04AVSE的Datasheet PDF文件第2页浏览型号HD74LV1GT04AVSE的Datasheet PDF文件第3页浏览型号HD74LV1GT04AVSE的Datasheet PDF文件第4页浏览型号HD74LV1GT04AVSE的Datasheet PDF文件第5页浏览型号HD74LV1GT04AVSE的Datasheet PDF文件第6页浏览型号HD74LV1GT04AVSE的Datasheet PDF文件第7页 
HD74LV1GT04A  
Inverter / CMOS Logic Level Shifter  
REJ03D0117-0900  
Rev.9.00  
Mar 21, 2008  
Description  
The HD74LV1GT04A has an inverter in a 5 pin package. The input protection circuitry on this device allows over  
voltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS Logic to 5.0  
V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply.  
Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the  
low power consumption extends the battery life.  
Features  
The basic gate function is lined up as Renesas uni logic series.  
Supplied on emboss taping for high-speed automatic mounting.  
TTL compatible input level.  
Supply voltage range : 3.0 to 5.5 V  
Operating temperature range : –40 to +85°C  
Logic-level translate function  
3.0 V CMOS logic 5.0 V CMOS logic (@VCC = 5.0 V)  
1.8 V or 2.5 V CMOS logic 3.3 V CMOS logic (@VCC = 3.3 V)  
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)  
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)  
Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V)  
All the logical input has hysteresis voltage for the slow transition.  
Ordering Information  
Package Code  
(Previous Code)  
PTSP0005ZC-A  
(CMPAK-5V)  
Package  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
CMPAK–5 pin  
VSON–5 pin  
Abbreviation  
HD74LV1GT04ACME  
HD74LV1GT04AVSE  
CM  
E (3000 pcs/reel)  
E (3000 pcs/reel)  
PUSN0005KA-A  
(TNP-5DV)  
VS  
Note: Please consult the sales office for the above package availability.  
Outline and Article Indication  
HD74LV1GT04A  
Index band  
Marking  
T 5  
= Control code  
CMPAK–5  
REJ03D0117-0900 Rev.9.00, Mar 21, 2008  
Page 1 of 7  

与HD74LV1GT04AVSE相关器件

型号 品牌 获取价格 描述 数据表
HD74LV1GT04AVSE-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 1-INPUT INVERT GATE, PDSO5, 1.20 X 1.60 MM, 0.50 MM PITCH, PLASTIC,
HD74LV1GT08A RENESAS

获取价格

2?input AND Gate / CMOS Logic Level Shifter
HD74LV1GT08A_08 RENESAS

获取价格

2.input AND Gate / CMOS Logic Level Shifter
HD74LV1GT08ACME RENESAS

获取价格

2?input AND Gate / CMOS Logic Level Shifter
HD74LV1GT08A-EL RENESAS

获取价格

暂无描述
HD74LV1GT08AVSE RENESAS

获取价格

2?input AND Gate / CMOS Logic Level Shifter
HD74LV1GT125A RENESAS

获取价格

Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter
HD74LV1GT125ACM HITACHI

获取价格

Gate
HD74LV1GT125ACME RENESAS

获取价格

Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter
HD74LV1GT125ACME-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, SC-88A, CMPAK-5