5秒后页面跳转
HD74LV1GT02ACME PDF预览

HD74LV1GT02ACME

更新时间: 2024-01-16 04:08:26
品牌 Logo 应用领域
瑞萨 - RENESAS 转换器电平转换器栅极触发器逻辑集成电路光电二极管ISM频段
页数 文件大小 规格书
7页 102K
描述
2-input NOR Gate / CMOS Logic Level Shifter

HD74LV1GT02ACME 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Not Recommended零件包装代码:SON
包装说明:VSOF,针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.52系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-F5JESD-609代码:e6
长度:1.6 mm逻辑集成电路类型:NOR GATE
湿度敏感等级:1功能数量:1
输入次数:2端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VSOF
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
峰值回流温度(摄氏度):260传播延迟(tpd):15.5 ns
认证状态:Not Qualified座面最大高度:0.6 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN BISMUTH端子形式:FLAT
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:20宽度:1.2 mm
Base Number Matches:1

HD74LV1GT02ACME 数据手册

 浏览型号HD74LV1GT02ACME的Datasheet PDF文件第2页浏览型号HD74LV1GT02ACME的Datasheet PDF文件第3页浏览型号HD74LV1GT02ACME的Datasheet PDF文件第4页浏览型号HD74LV1GT02ACME的Datasheet PDF文件第5页浏览型号HD74LV1GT02ACME的Datasheet PDF文件第6页浏览型号HD74LV1GT02ACME的Datasheet PDF文件第7页 
HD74LV1GT02A  
2–input NOR Gate / CMOS Logic Level Shifter  
REJ03D0116-0900  
Rev.9.00  
Mar 21, 2008  
Description  
The HD74LV1GT02A is high-speed CMOS two input NOR gate using silicon gate CMOS process. With CMOS low  
power dissipation, it provides high-speed equivalent to LS–TTL series. The internal circuit of three stages construction  
with buffer provides wide noise margin and stable output. The input protection circuitry on this device allows over  
voltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS Logic to 5.0  
V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply.  
Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the  
low power consumption extends the battery life.  
Features  
The basic gate function is lined up as Renesas uni logic series.  
Supplied on emboss taping for high-speed automatic mounting.  
TTL compatible input level.  
Supply voltage range : 3.0 to 5.5 V  
Operating temperature range : –40 to +85°C  
Logic-level translate function  
3.0 V CMOS logic 5.0 V CMOS logic (@VCC = 5.0 V)  
1.8 V or 2.5 V CMOS logic 3.3 V CMOS logic (@VCC = 3.3 V)  
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)  
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)  
Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V)  
All the logical input has hysteresis voltage for the slow transition.  
Ordering Information  
Package Code  
(Previous Code)  
PTSP0005ZC-A  
(CMPAK-5V)  
Package  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
CMPAK–5 pin  
VSON–5 pin  
Abbreviation  
HD74LV1GT02ACME  
HD74LV1GT02AVSE  
CM  
E (3000 pcs/reel)  
E (3000 pcs/reel)  
PUSN0005KA-A  
(TNP-5DV)  
VS  
Note: Please consult the sales office for the above package availability.  
REJ03D0116-0900 Rev.9.00, Mar 21, 2008  
Page 1 of 6  

与HD74LV1GT02ACME相关器件

型号 品牌 描述 获取价格 数据表
HD74LV1GT02AVSE RENESAS 2-input NOR Gate / CMOS Logic Level Shifter

获取价格

HD74LV1GT02AVSE-E RENESAS LV/LV-A/LVX/H SERIES, 2-INPUT NOR GATE, PDSO5, 1.20 X 1.60 MM, 0.50 MM PITCH, PLASTIC, VSO

获取价格

HD74LV1GT04A RENESAS Inverter / CMOS Logic Level Shifter

获取价格

HD74LV1GT04ACM HITACHI Gate

获取价格

HD74LV1GT04ACME RENESAS Inverter / CMOS Logic Level Shifter

获取价格

HD74LV1GT04ACME-E RENESAS LV/LV-A/LVX/H SERIES, 1-INPUT INVERT GATE, PDSO5, SC-88A, CMPAK-5

获取价格