Datasheet > 逻辑 > 计数器> HD74LS161A

HD74LS161A

更新时间： 2024-11-08 05:35:15

品牌	Logo	应用领域
瑞萨 - RENESAS		计数器
页数	文件大小	规格书
11页	106K
描述
Synchronous 4-bit Binary Counter (direct clear)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HD74LS161A 数据手册

HD74LS161A

Synchronous 4-bit Binary Counter (direct clear)

REJ03D0445–0200

Rev.2.00

Feb.18.2005

This synchronous 4-bit binary counter features an internal carry look-ahead for application in high-speed counting

designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs changes

coincident with each other when so instructed by the count-enable inputs and internal gating. This mode is operation

eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A

buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform. This

counter is fully programmable; that is, the output may be preset to either level. As presetting is synchronous, setting up

a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock

pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input should be avoided when the

clock is low if the enable inputs are high at or before the transition. The clear function is asynchronous and a low level

at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The

carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional getting.

Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable

inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry

output thus enabled will produced a high-level output pulse with a duration approximately equal to the high-level

portion of the Q_Aoutput. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages.

High-to-low-level transitions at the enable P or T inputs should occur only when the clock input is high.

Features

•

Ordering Information

Package Code

(Previous Code)

Package

Abbreviation

Taping Abbreviation

(Quantity)

Part Name

Package Type

PRDP0016AE-B

(DP-16FV)

HD74LS161AP

HD74LS161AFPEL

HD74LS161ARPEL

DILP-16 pin

—

PRSP0016DH-B

(FP-16DAV)

SOP-16 pin (JEITA)

SOP-16 pin (JEDEC)

EL (2,000 pcs/reel)

EL (2,500 pcs/reel)

PRSP0016DG-A

(FP-16DNV)

Note: Please consult the sales office for the above package availability.

Rev.2.00, Feb.18.2005, page 1 of 10

12 3 4 5 6 7...11

中文翻译

下载PDF

与HD74LS161A相关器件

型号	品牌	获取价格	描述	数据表
HD74LS161AFP	RENESAS	获取价格	LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16, FP-16DA
HD74LS161AFPEL	RENESAS	获取价格	Synchronous 4-bit Binary Counter (direct clear)
HD74LS161AFP-EL	RENESAS	获取价格	LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16, FP-16DA
HD74LS161AP	RENESAS	获取价格	Synchronous 4-bit Binary Counter (direct clear)
HD74LS161AP-E	RENESAS	获取价格	LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16, DP-16
HD74LS161ARP	HITACHI	获取价格	暂无描述
HD74LS161ARP	RENESAS	获取价格	LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16, FP-16DN
HD74LS161ARPEL	RENESAS	获取价格	Synchronous 4-bit Binary Counter (direct clear)
HD74LS161ARP-EL	RENESAS	获取价格	Binary Counter, LS Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL,
HD74LS161ARPEL-E	RENESAS	获取价格	IC,COUNTER,UP,4-BIT BINARY,LS-TTL,SOP,16PIN,PLASTIC

与HD74LS161A相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

21
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

20
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

45
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

38

产品中心

服务支持

精选活动

关于我们

帮助中心

HD74LS161A

HD74LS161A 数据手册

与HD74LS161A相关器件

与HD74LS161A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HD74LS161A

HD74LS161A 数据手册

与HD74LS161A相关器件

与HD74LS161A相关文章

您还可以找

您在本页遇到什么问题？