5秒后页面跳转
HD74HC563P PDF预览

HD74HC563P

更新时间: 2024-09-21 05:35:15
品牌 Logo 应用领域
瑞萨 - RENESAS 总线驱动器总线收发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
11页 138K
描述
Octal Transparent Latches (with 3-state outputs)

HD74HC563P 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP20,.3针数:20
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.31.00.01风险等级:5.15
Is Samacsys:N系列:HC/UH
JESD-30 代码:R-PDIP-T20长度:24.5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.006 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 VProp。Delay @ Nom-Sup:28 ns
传播延迟(tpd):145 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):4.5 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

HD74HC563P 数据手册

 浏览型号HD74HC563P的Datasheet PDF文件第2页浏览型号HD74HC563P的Datasheet PDF文件第3页浏览型号HD74HC563P的Datasheet PDF文件第4页浏览型号HD74HC563P的Datasheet PDF文件第5页浏览型号HD74HC563P的Datasheet PDF文件第6页浏览型号HD74HC563P的Datasheet PDF文件第7页 
HD74HC563, HD74HC573  
Octal Transparent Latches (with 3-state outputs)  
REJ03D0629-0200  
(Previous ADE-205-509)  
Rev.2.00  
Mar 30, 2006  
Description  
When the latch enable (LE) input is high, the Q outputs of HD74HC563 will follow the inversion of the D inputs and  
the Q outputs of HD74HC573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be  
retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control  
input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of  
the storage elements.  
Features  
High Speed Operation: tpd (Data to Q, Q) = 11 ns typ (CL = 50 pF)  
High Output Current: Fanout of 15 LSTTL Loads  
Wide Operating Voltage: VCC = 2 to 6 V  
Low Input Current: 1 µA max  
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
DILP-20 pin  
HD74HC563P  
PRDP0020AC-B  
(DP-20NEV)  
P
HD74HC573P  
HD74HC563FPEL  
HD74HC573FPEL  
HD74HC563RPEL  
HD74HC573RPEL  
PRSP0020DD-B  
(FP-20DAV)  
SOP-20 pin (JEITA)  
SOP-20 pin (JEDEC)  
TSSOP-20 pin  
FP  
RP  
T
EL (2,000 pcs/reel)  
EL (1,000 pcs/reel)  
ELL (2,000 pcs/reel)  
PRSP0020DC-A  
(FP-20DBV)  
PTSP0020JB-A  
(TTP-20DAV)  
HD74HC573TELL  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Outputs  
Output Control  
Latch Enable  
Data  
H
HD74HC563  
HD74HC573  
L
L
H
H
L
L
H
H
L
L
L
X
Q0  
Z
Q0  
Z
H
X
X
Q0 : level of Q before the indicated Steady-sate input conditions were established.  
Q0 : complement of Q0 or level of Q before the indicated Steady-state input conditions were established.  
Rev.2.00 Mar 30, 2006 page 1 of 10  

HD74HC563P 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC563N TI

类似代替

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
74HC563N NXP

类似代替

Octal D-type transparent latch; 3-state; inverting
CD74HC563E TI

功能相似

High Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

与HD74HC563P相关器件

型号 品牌 获取价格 描述 数据表
HD74HC563RP RENESAS

获取价格

HC/UH SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, FP-20DB
HD74HC563RPEL RENESAS

获取价格

Octal Transparent Latches (with 3-state outputs)
HD74HC563T RENESAS

获取价格

HC/UH SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, TTP-20DA
HD74HC564 RENESAS

获取价格

Octal D-type Flip-Flops (with 3-state outputs)
HD74HC564 HITACHI

获取价格

Octal D-type Flip-Flops (with 3-state outputs)
HD74HC564/HD74HC574 ETC

获取价格

HD74HC564FP ETC

获取价格

FLIP-FLOP|OCTAL|D TYPE|HC-CMOS|SOP|20PIN|PLASTIC
HD74HC564FPEL RENESAS

获取价格

Octal D-type Flip-Flops (with 3-state outputs)
HD74HC564FPEL-E RENESAS

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,HC-CMOS,SOP,20PIN,PLASTIC
HD74HC564P RENESAS

获取价格

Octal D-type Flip-Flops (with 3-state outputs)