5秒后页面跳转
HD74HC240FPEL PDF预览

HD74HC240FPEL

更新时间: 2024-11-28 05:35:11
品牌 Logo 应用领域
瑞萨 - RENESAS 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 110K
描述
Octal Buffers/Line Drivers/Line Receivers (with inverted 3-state outputs)

HD74HC240FPEL 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP20,.3针数:20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.31.00.01风险等级:5.08
控制类型:ENABLE LOW系列:HC/UH
JESD-30 代码:R-PDSO-G20长度:12.6 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.006 A湿度敏感等级:1
位数:4功能数量:2
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):225电源:2/6 V
Prop。Delay @ Nom-Sup:23 ns传播延迟(tpd):115 ns
认证状态:Not Qualified座面最大高度:2.2 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:5.5 mm
Base Number Matches:1

HD74HC240FPEL 数据手册

 浏览型号HD74HC240FPEL的Datasheet PDF文件第2页浏览型号HD74HC240FPEL的Datasheet PDF文件第3页浏览型号HD74HC240FPEL的Datasheet PDF文件第4页浏览型号HD74HC240FPEL的Datasheet PDF文件第5页浏览型号HD74HC240FPEL的Datasheet PDF文件第6页浏览型号HD74HC240FPEL的Datasheet PDF文件第7页 
HD74HC240  
Octal Buffers/Line Drivers/Line Receivers  
(with inverted 3-state outputs)  
REJ03D0594–0200  
(Previous ADE-205-471)  
Rev.2.00  
Jan 31, 2006  
Description  
The HD74HC240 is an inverting buffer and has two active low enables (1G and 2G). Each enable independently  
controls 4 buffers. This device does not have schmitt trigger inputs.  
Features  
High Speed Operation: tpd = 10 ns typ (CL = 50 pF)  
High Output Current: Fanout of 15 LSTTL Loads  
Wide Operating Voltage: VCC = 2 to 6 V  
Low Input Current: 1 µA max  
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
HD74HC240P  
Package Type  
DILP-20 pin  
PRDP0020AC-B  
(DP-20NEV)  
P
PRSP0020DD-B  
(FP-20DAV)  
HD74HC240FPEL SOP-20 pin (JEITA)  
HD74HC240RPEL SOP-20 pin (JEDEC)  
FP  
RP  
T
EL (2,000 pcs/reel)  
EL (1,000 pcs/reel)  
ELL (2,000 pcs/reel)  
PRSP0020DC-A  
(FP-20DBV)  
PTSP0020JB-A  
(TTP-20DAV)  
HD74HC240TELL  
TSSOP-20 pin  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Output  
G
H
L
A
X
H
L
Y
Z
L
L
H
H : high level  
L
X
Z
:
:
:
low level  
irrelevant  
off (high-impedance) state of a 3-state output  
Rev.2.00 Jan 31, 2006 page 1 of 7  

与HD74HC240FPEL相关器件

型号 品牌 获取价格 描述 数据表
HD74HC240FPV-E RENESAS

获取价格

HC/UH SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, FP-20DA
HD74HC240P RENESAS

获取价格

Octal Buffers/Line Drivers/Line Receivers (with inverted 3-state outputs)
HD74HC240PV-E RENESAS

获取价格

暂无描述
HD74HC240RP ETC

获取价格

BUFFER/DRIVER|DUAL|4-BIT|HC-CMOS|SOP|20PIN|PLASTIC
HD74HC240RPEL RENESAS

获取价格

Octal Buffers/Line Drivers/Line Receivers (with inverted 3-state outputs)
HD74HC240RP-EL RENESAS

获取价格

HC/UH SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, SOP-20
HD74HC240T ETC

获取价格

BUFFER/DRIVER|DUAL|4-BIT|HC-CMOS|TSSOP|20PIN|PLASTIC
HD74HC240TELL RENESAS

获取价格

Octal Buffers/Line Drivers/Line Receivers (with inverted 3-state outputs)
HD74HC241 RENESAS

获取价格

Octal Buffers/Line Drivers/Line Receivers (with noninverted 3-state outputs)
HD74HC241 HITACHI

获取价格

Octal Buffers/Line Drivers/Line Receivers(with noninverted 3-state outputs)