5秒后页面跳转
HD74CDCV857A PDF预览

HD74CDCV857A

更新时间: 2024-11-11 05:35:15
品牌 Logo 应用领域
瑞萨 - RENESAS 时钟驱动器光电二极管
页数 文件大小 规格书
13页 239K
描述
2.5-V Phase-lock Loop Clock Driver

HD74CDCV857A 技术参数

生命周期:Not Recommended零件包装代码:TSSOP
包装说明:TSSOP-48针数:48
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.7Is Samacsys:N
系列:CDCV输入调节:DIFFERENTIAL
JESD-30 代码:R-PDSO-G48长度:12.5 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER功能数量:1
反相输出次数:端子数量:48
实输出次数:10最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.1 ns座面最大高度:1.2 mm
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
宽度:6.1 mm最小 fmax:170 MHz
Base Number Matches:1

HD74CDCV857A 数据手册

 浏览型号HD74CDCV857A的Datasheet PDF文件第2页浏览型号HD74CDCV857A的Datasheet PDF文件第3页浏览型号HD74CDCV857A的Datasheet PDF文件第4页浏览型号HD74CDCV857A的Datasheet PDF文件第5页浏览型号HD74CDCV857A的Datasheet PDF文件第6页浏览型号HD74CDCV857A的Datasheet PDF文件第7页 
HD74CDCV857A  
2.5-V Phase-lock Loop Clock Driver  
REJ03D0136–0300Z  
(Previous ADE-205-693B (Z))  
Rev.3.00  
Oct.09.2003  
Description  
The HD74CDCV857A is a high-performance, low-skew, low-jitter, phase lloop clock driver. It is  
specifically designed for use with DDR (Double Data Rate) synchronous
Features  
DDR333 / PC2700-Compliant, also meets DDR266 / PC21
Supports 60 MHz to 170 MHz operation range  
Distributes one differential clock input pair to ten di
Supports spread spectrum clock requirements metered DIMM  
specification  
External feedback pins (FBIN, FBIN) are to the clock input  
Supports 2.5V analog supply voltage (
No external RC network required  
Sleep mode detection  
48pin TSSOP (Thin Shrink
Function Table  
Inputs  
:
Outputs  
:
PLL  
AVCC  
GND  
GND  
X
PWRDW
Y
L
Y
H
FBOUT FBOUT  
H
H
L
:
:
:
:
:
:
:
L
H
:
:
:
:
:
:
:
Bypassed / off *1  
H
Z
Z
L
L
H
Z
Z
L
L
Bypassed / off *1  
Z
Z
H
L
Z
Z
H
L
off  
off  
on  
on  
off  
X
L
H
L
L
2.5 V  
2.5 V  
2.5 V  
H
H
X
H
H
L
H
Z
H
Z
Input clock frequency  
Z
Z
60 to 170 MHz 0 MHz  
H :  
L :  
X :  
Z :  
High level  
Low level  
Don’t care  
High impedance  
Notes: 1. Bypassed mode is used for RENESAS test mode.  
Rev.3.00, Oct.09.2003, page 1 of 12  

与HD74CDCV857A相关器件

型号 品牌 获取价格 描述 数据表
HD74CDCV857AT RENESAS

获取价格

CDCV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48, TSSO
HD74CDCV857AT HITACHI

获取价格

PLL Based Clock Driver, CDCV Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, TSSO
HD74CDCV857ATEL RENESAS

获取价格

HD74CDCV857ATEL
HD74CDCV857TEL RENESAS

获取价格

CDCV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48, TSSO
HD74H183 HITACHI

获取价格

TTL HD74/HD74S Series
HD74H183P HITACHI

获取价格

Adder/Subtractor, TTL, PDIP14
HD74HC00 HITACHI

获取价格

Quad. 2-input NAND Gates
HD74HC00 RENESAS

获取价格

Quad. 2-input NAND Gates
HD74HC00FP-E RENESAS

获取价格

HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDSO14, FP-14DA
HD74HC00FPEL RENESAS

获取价格

Quad. 2-input NAND Gates