5秒后页面跳转
HD74ALVC16835 PDF预览

HD74ALVC16835

更新时间: 2024-11-19 05:35:11
品牌 Logo 应用领域
瑞萨 - RENESAS 总线驱动器
页数 文件大小 规格书
12页 3140K
描述
18-bit Universal Bus Driver with 3-state Outputs

HD74ALVC16835 数据手册

 浏览型号HD74ALVC16835的Datasheet PDF文件第2页浏览型号HD74ALVC16835的Datasheet PDF文件第3页浏览型号HD74ALVC16835的Datasheet PDF文件第4页浏览型号HD74ALVC16835的Datasheet PDF文件第5页浏览型号HD74ALVC16835的Datasheet PDF文件第6页浏览型号HD74ALVC16835的Datasheet PDF文件第7页 
HD74ALVC16835  
18-bit Universal Bus Driver with 3-state Outputs  
REJ03D0053-0700  
(Previous: ADE-205-192E)  
Rev.7.00  
Apr 07, 2006  
Description  
The HD74ALVC16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation.  
Data flow from A to Y is controlled by output enable (OE). The device operates in the transparent mode when the latch  
enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is  
low, the A data is stored in the latch/flip flop on the low to high transition of the CLK. When OE is high, the outputs  
are in the high impedance state.  
To ensure the high impedance state during power up or power down, OE should be tied to VCC through a pullup  
register; the minimum value of the register is determined by the current sinking bility of the driver.  
Features  
Meets “PC SDRAM registered DIMM design support document,
CC = 2.3 V to 3.6 V  
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 2
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta
High output current ±24 mA (@VCC = 3.0 V)  
Ordering Information  
V
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
HD74ALVC16835TEL TSSOP-56 pin  
T
EL (1,000 pcs / Reel)  
Function Table  
Output Y  
OE  
H
H
H
L
CLK  
X
A
X
L
Z
L
L
X
L
X
H
L
H
L
L
L
L
H
H
X
X
H
*1  
L
L
Y0  
*2  
L
L
L
Y0  
H :  
L :  
X :  
Z :  
:  
High level  
Low level  
Immaterial  
High impedance  
Low to high transition  
Notes: 1. Output level before the indicated steady-state input conditions were established, provided that CLK was high  
before LE went low.  
2. Output level before the indicated steady-state input conditions were established.  
Rev.7.00 Apr 07, 2006 page 1 of 11  

与HD74ALVC16835相关器件

型号 品牌 获取价格 描述 数据表
HD74ALVC16835T HITACHI

获取价格

Bus Driver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, TSSOP-56
HD74ALVC16835TEL RENESAS

获取价格

18-bit Universal Bus Driver with 3-state Outputs
HD74ALVC16836 HITACHI

获取价格

20-bit Universal Bus Driver with 3-state Outputs
HD74ALVC16836T HITACHI

获取价格

暂无描述
HD74ALVC1G00 RENESAS

获取价格

2-input NAND Gate
HD74ALVC1G00VSE RENESAS

获取价格

2-input NAND Gate
HD74ALVC1G00VSE-E RENESAS

获取价格

ALVC/VCX/A SERIES, 2-INPUT NAND GATE, PDSO5, VSON-5
HD74ALVC1G00VS-EL RENESAS

获取价格

ALVC/VCX/A SERIES, 2-INPUT NAND GATE, PDSO5, VSON-5
HD74ALVC1G02 RENESAS

获取价格

2-input NOR Gate
HD74ALVC1G02_05 RENESAS

获取价格

2-input NOR Gate