5秒后页面跳转
HD151245FP PDF预览

HD151245FP

更新时间: 2024-09-18 23:55:07
品牌 Logo 应用领域
其他 - ETC 总线收发器
页数 文件大小 规格书
8页 53K
描述
Bus Transceiver

HD151245FP 数据手册

 浏览型号HD151245FP的Datasheet PDF文件第2页浏览型号HD151245FP的Datasheet PDF文件第3页浏览型号HD151245FP的Datasheet PDF文件第4页浏览型号HD151245FP的Datasheet PDF文件第5页浏览型号HD151245FP的Datasheet PDF文件第6页浏览型号HD151245FP的Datasheet PDF文件第7页 
HD151245  
Octal Bus Transceivers With 3 State Outputs  
ADE-205-597 (Z)  
1st. Edition  
Dec. 2000  
Description  
The HD151245 featurs high speed operation and high drivability equivalent to the HD74LS245, which  
realize ultra low power dissipation. This device consists of eight bus transceivers with three state outputs  
in a 20 pin package. The device transmit data from the A bus to the B bus when the direction control (DIR)  
input is at the high level,and from the B bus to the A bus when the DIR input is at the low level, the enable  
input (G) can be used to disable the device so that the buses are effectively isolated. The power up/down  
protection provides the outputs in high impedance state when Vcc is low regardless of enable input.  
Features  
High speed:  
tpd = 10 ns typ.  
High output current: IOH = –15 mA  
IOL = 24 mA  
TTL Compatible Input/Output  
Wide operating temperature range: Ta = –40 to +85°C  
High impedance state for both  
Input/Output in power off condition.  
Power Up/Down Protection  

与HD151245FP相关器件

型号 品牌 获取价格 描述 数据表
HD151245FP-EL RENESAS

获取价格

151 SERIES, DUAL 4-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, EIAJ, FP-20DA
HD151245P ETC

获取价格

Bus Transceiver
HD151BF853 ETC

获取价格

HD151BF854 RENESAS

获取价格

2.5 V PLL Clock Buffer for DDR Application
HD151BF854_06 RENESAS

获取价格

2.5 V PLL Clock Buffer for DDR Applicationjpeg
HD151BF854SSEL RENESAS

获取价格

2.5 V PLL Clock Buffer for DDR Application
HD151BF854SSEL-E RENESAS

获取价格

151 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28, 5.30 X
HD151BF860 ETC

获取价格

Datasheet|ADE-205-716|JAN.31.03|61K
HD151TS174 ETC

获取价格

HD151TS180SS ETC

获取价格