5秒后页面跳转
HCS10HMSR PDF预览

HCS10HMSR

更新时间: 2024-09-25 09:22:11
品牌 Logo 应用领域
瑞萨 - RENESAS 输入元件逻辑集成电路
页数 文件大小 规格书
8页 181K
描述
HC/UH SERIES, TRIPLE 3-INPUT NAND GATE, UUC14, 2.20 X 2.24 MM, DIE-14

HCS10HMSR 技术参数

生命周期:Obsolete零件包装代码:DIE
包装说明:DIE,针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.73系列:HC/UH
JESD-30 代码:R-XUUC-N14逻辑集成电路类型:NAND GATE
功能数量:3输入次数:3
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:UNSPECIFIED
封装代码:DIE封装形状:RECTANGULAR
封装形式:UNCASED CHIP传播延迟(tpd):22 ns
认证状态:Not Qualified最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:NO LEAD
端子位置:UPPER总剂量:200k Rad(Si) V
Base Number Matches:1

HCS10HMSR 数据手册

 浏览型号HCS10HMSR的Datasheet PDF文件第2页浏览型号HCS10HMSR的Datasheet PDF文件第3页浏览型号HCS10HMSR的Datasheet PDF文件第4页浏览型号HCS10HMSR的Datasheet PDF文件第5页浏览型号HCS10HMSR的Datasheet PDF文件第6页浏览型号HCS10HMSR的Datasheet PDF文件第7页 
HCS10MS  
Radiation Hardened  
Triple 3-Input NAND Gate  
September 1995  
Features  
Pinouts  
14 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-183S CDIP2-T14, LEAD FINISH C  
TOP VIEW  
• 3 Micron Radiation Hardened SOS CMOS  
• Total Dose 200K RAD (Si)  
• SEP Effective LET No Upsets: >100 MEV-cm2/mg  
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day  
(Typ)  
A1  
B1  
1
2
3
4
5
6
7
14 VCC  
13 C1  
12 Y1  
11 C3  
10 B3  
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s  
• Dose Rate Upset >1010 RAD (SI)/s 20ns Pulse  
• Cosmic Ray Upset Immunity < 2 x 10-9 Errors/Gate Day (Typ)  
• Latch-Up Free Under Any Conditions  
A2  
B2  
C2  
Y2  
9
8
A3  
Y3  
GND  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to LSTTL ICs  
• DC Operating Voltage Range: 4.5V to 5.5V  
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE  
(FLATPACK) MIL-STD-183S CDFP3-F14, LEAD FINISH C  
TOP VIEW  
• Input Logic Levels  
A1  
B1  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
VCC  
C1  
Y1  
- VIL = 30% of VCC Max  
- VIH = 70% of VCC Min  
A2  
• Input Current Levels Ii 5µA at VOL, VOH  
B2  
C3  
B3  
A3  
Y3  
C2  
Description  
Y2  
The Intersil HCS10MS is a Radiation Hardened Triple 3-Input  
NAND Gate. A high on all inputs forces the output to a Low state.  
GND  
8
The HCS10MS utilizes advanced CMOS/SOS technology to  
achieve high-speed operation. This device is a member of  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
Functional Diagram  
An  
(1, 3, 9)  
The HCS10MS is supplied in a 14 lead Ceramic flatpack (K suffix)  
or a SBDIP Package (D suffix).  
Bn  
Yn  
(12, 6, 8)  
(2, 4, 10)  
Ordering Information  
Cn  
(5, 11, 13)  
PART  
NUMBER  
TEMPERATURE SCREENING  
RANGE LEVEL  
TRUTH TABLE  
INPUTS  
PACKAGE  
OUTPUTS  
o
o
HCS05DMSR  
HCS05KMSR  
-55 C to +125 C Intersil Class  
S Equivalent  
14 Lead SBDIP  
An  
L
Bn  
L
Cn  
L
Yn  
H
H
H
H
H
H
H
L
o
o
-55 C to +125 C Intersil Class  
S Equivalent  
14 Lead Ceramic  
Flatpack  
L
L
H
L
L
H
H
L
o
HCS05D/  
Sample  
+25 C  
Sample  
Sample  
Die  
14 Lead SBDIP  
L
H
L
H
H
H
H
o
HCS05K/  
Sample  
+25 C  
14 Lead Ceramic  
Flatpack  
L
H
L
H
H
o
H
HCS05HMSR  
+25 C  
Die  
NOTE: L = Logic Level Low, H = Logic level High  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518747  
File Number 2435.2  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
1

与HCS10HMSR相关器件

型号 品牌 获取价格 描述 数据表
HCS10K/SAMPLE RENESAS

获取价格

HCS10K/SAMPLE
HCS10KMSH RENESAS

获取价格

IC,LOGIC GATE,3 3-INPUT NAND,CMOS, RAD HARD,FP,14PIN,CERAMIC
HCS10KMSR RENESAS

获取价格

HC/UH SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14, METAL SEALED, CERAMIC, DFP-14
HCS10M JLWORLD

获取价格

Value Applying Rated Voltage
HCS10MS INTERSIL

获取价格

Radiation Hardened Triple 3-Input NAND Gate
HCS112D INTERSIL

获取价格

Radiation Hardened Dual JK Flip-Flop
HCS112DMSR INTERSIL

获取价格

Radiation Hardened Dual JK Flip-Flop
HCS112HMSR INTERSIL

获取价格

Radiation Hardened Dual JK Flip-Flop
HCS112K INTERSIL

获取价格

Radiation Hardened Dual JK Flip-Flop
HCS112KMSR INTERSIL

获取价格

Radiation Hardened Dual JK Flip-Flop