5秒后页面跳转
HCS109MS PDF预览

HCS109MS

更新时间: 2024-09-25 14:57:31
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
9页 398K
描述
CMOS Dual JK Flip Flop

HCS109MS 数据手册

 浏览型号HCS109MS的Datasheet PDF文件第2页浏览型号HCS109MS的Datasheet PDF文件第3页浏览型号HCS109MS的Datasheet PDF文件第4页浏览型号HCS109MS的Datasheet PDF文件第5页浏览型号HCS109MS的Datasheet PDF文件第6页浏览型号HCS109MS的Datasheet PDF文件第7页 
DATASHEET  
HCS109MS  
Radiation Hardened Dual JK Flip Flop  
FN2466  
Rev 2.00  
September 1995  
Features  
Pinouts  
16 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-1835 CDIP2-T16, LEAD FINISH C  
• 3 Micron Radiation Hardened SOS CMOS  
• Total Dose 200K RAD (Si)  
TOP VIEW  
• SEP Effective LET No Upsets: >100 MEV-cm2/mg  
R1  
J1  
1
2
3
4
5
6
7
8
16 VCC  
15 R2  
14 J2  
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/  
Bit-Day (Typ)  
K1  
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s  
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse  
CP1  
S1  
13 K2  
12 CP2  
11 S2  
10 Q2  
• Cosmic Ray Upset Immunity < 2 x 10-9 Errors/Bit-Day  
(Typ)  
Q1  
Q1  
• Latch-Up Free Under Any Conditions  
9
Q2  
GND  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to LSTTL ICs  
• DC Operating Voltage Range: 4.5V to 5.5V  
16 LEAD CERAMIC METAL SEAL  
FLATPACK PACKAGE (FLATPACK)  
MIL-STD-1835 CDFP4-F16, LEAD FINISH C  
TOP VIEW  
• Input Logic Levels  
- VIL = 30% of VCC Max  
- VIH = 70% of VCC Min  
R1  
J1  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
VCC  
R2  
• Input Current Levels Ii 5A at VOL, VOH  
K1  
J2  
CP1  
S1  
K2  
Description  
CP2  
S2  
Q1  
The Intersil HCS109MS is a Radiation Hardened Dual JK  
Flip Flop with set and reset. The flip flop changes state with  
the positive transition of the clock (CP1 or CP2).  
Q1  
Q2  
Q2  
GND  
The HCS109MS utilizes advanced CMOS/SOS technology  
to achieve high-speed operation. This device is a member of  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
The HCS109MS is supplied in a 16 lead Ceramic flatpack  
(K suffix) or a SBDIP Package (D suffix).  
Ordering Information  
PART NUMBER  
HCS109DMSR  
TEMPERATURE RANGE  
-55oC to +125oC  
-55oC to +125oC  
+25oC  
SCREENING LEVEL  
Intersil Class S Equivalent  
Intersil Class S Equivalent  
Sample  
PACKAGE  
16 Lead SBDIP  
HCS109KMSR  
16 Lead Ceramic Flatpack  
16 Lead SBDIP  
HCS109D/Sample  
HCS109K/Sample  
HCS109HMSR  
+25oC  
Sample  
16 Lead Ceramic Flatpack  
Die  
+25oC  
Die  
FN2466 Rev 2.00  
September 1995  
Page 1 of 9  

与HCS109MS相关器件

型号 品牌 获取价格 描述 数据表
HCS10AX JLWORLD

获取价格

Value Applying Rated Voltage
HCS10DMSH RENESAS

获取价格

IC,LOGIC GATE,3 3-INPUT NAND,CMOS, RAD HARD,DIP,14PIN,CERAMIC
HCS10DMSR RENESAS

获取价格

HC/UH SERIES, TRIPLE 3-INPUT NAND GATE, CDIP14, METAL SEALED, SIDE BRAZED, CERAMIC, DIP-14
HCS10HMSR RENESAS

获取价格

HC/UH SERIES, TRIPLE 3-INPUT NAND GATE, UUC14, 2.20 X 2.24 MM, DIE-14
HCS10K/SAMPLE RENESAS

获取价格

HCS10K/SAMPLE
HCS10KMSH RENESAS

获取价格

IC,LOGIC GATE,3 3-INPUT NAND,CMOS, RAD HARD,FP,14PIN,CERAMIC
HCS10KMSR RENESAS

获取价格

HC/UH SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14, METAL SEALED, CERAMIC, DFP-14
HCS10M JLWORLD

获取价格

Value Applying Rated Voltage
HCS10MS INTERSIL

获取价格

Radiation Hardened Triple 3-Input NAND Gate
HCS112D INTERSIL

获取价格

Radiation Hardened Dual JK Flip-Flop