HCPL-7723-520E

更新时间： 2024-11-24 12:04:39

品牌	Logo	应用领域
安华高科 - AVAGO		光电输出元件
页数	文件大小	规格书
12页	196K
描述
50 MBd 2 ns PWD High Speed CMOS Optocoupler

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HCPL-7723-520E 数据手册

HCPL-7723/0723

50 MBd 2 ns PWD High Speed CMOS Optocoupler

Data Sheet

Lead (Pb) Free

RoHS 6 fully

compliant

RoHS 6 fully compliant options available;

-xxxE denotes a lead-free product

Description

Features

• +5 V CMOS compatibility

• High speed: 50 MBd min.

• 2 ns max. pulse width distortion

• 22 ns max. prop. delay

Available in either 8-pin DIP or SO-8 package style respec-

tively, the HCPL-7723 or HCPL-0723 optocoupler utilize

the latest CMOS IC technology to achieve outstanding

speed performance of minimum 50 MBd data rate and

2ns maximum pulse width distortion.

• 16 ns max. prop. delay skew

• 10 kV/µs min. common mode rejection

• –40 to 85°C temperature range

• Safety and regulatory approvals:

Basic building blocks of HCPL-7723/0723 are a CMOS

LED driver IC, a high speed LED and a CMOS detector

IC. A CMOS logic input signal controls the LED driver

IC, which supplies current to the LED. The detector

IC incorporates an integrated photodiode, a high speed

transimpedance ampliﬁer, and a voltage comparator with

an output driver.

UL recognized

– 5000 V for 1 min. per UL1577 for HCPL-7723 for

rms

option 020

– 3750 V for 1 min. per UL1577 for HCPL-0723

rms

CSA component acceptance notice #5

Functional Diagram

IEC/EN/DIN EN 60747-5-5

– V

= 630 V

= 567 V

for HCPL-7723 option 060

for HCPL-0723 option 060

iorm

peak

iorm

peak

**V

DD2

DD1

NC*

Applications

• Digital ﬁeldbus isolation: CC-Link, DeviceNet, Proﬁbus,

SDS, Isolated A/D or D/A conversion

NC*

LED1

• Multiplexed data transmission

• High speed digital input/output

• Computer peripheral interface

• Microprocessor system interface

GND

SHIELD

PIN 3 IS THE ANODE OF THE INTERNAL LED AND MUST BE LEFT

UNCONNECTED FOR GUARANTEED DATASHEET PERFORMANCE.

PIN 7 IS NOT CONNECTED INTERNALLY.

** A 0.1 µF BYPASS CAPACITOR MUST BE CONNECTED BETWEEN

PINS 1 AND 4, AND 5 AND 8.

TRUTH TABLE

(POSITIVE LOGIC)

V , INPUT

LED1

, OUTPUT

OFF

CAUTION: It is advised that normal static precautions be taken in handling and assembly of

this component to prevent damage and/or degradation, which may be induced by ESD.

12 3 4 5 6 7...12

中文翻译

下载PDF

与HCPL-7723-520E相关器件

型号	品牌	获取价格	描述	数据表
HCPL-7723-560	AVAGO	获取价格	50 MBd 2 ns PWD High Speed CMOS Optocoupler
HCPL-7723-560E	AVAGO	获取价格	50 MBd 2 ns PWD High Speed CMOS Optocoupler
HCPL7800	AGILENT	获取价格	High CMR Isolation Amplifiers
HCPL7800	HP	获取价格	High CMR Isolation Amplifiers
HCPL-7800	AVAGO	获取价格	15 kV/Î¼s Common-Mode Rejection at VCM = 1000
HCPL-7800	HP	获取价格	High CMR Isolation Amplifiers
HCPL-7800	AGILENT	获取价格	High CMR Isolation Amplifiers
HCPL-7800#300	AVAGO	获取价格	ISOLATION AMPLIFIER, 3750V ISOLATION-MIN, 100kHz BAND WIDTH, PDSO8, SMT-8
HCPL-7800#300E	AVAGO	获取价格	ISOLATION AMPLIFIER, 3750V ISOLATION-MIN, 100kHz BAND WIDTH, PDSO8, LEAD FREE, SMT-8
HCPL-7800#500	AGILENT	获取价格	Isolation Amplifier, 1 Func, 3750V Isolation-Min, 100MHz Band Width, Hybrid, PDSO8, SMT-8

与HCPL-7723-520E相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

HCPL-7723-520E

HCPL-7723-520E 数据手册

与HCPL-7723-520E相关器件

与HCPL-7723-520E相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HCPL-7723-520E

HCPL-7723-520E 数据手册

与HCPL-7723-520E相关器件

与HCPL-7723-520E相关文章

您还可以找

您在本页遇到什么问题？