5秒后页面跳转
HCF4029B PDF预览

HCF4029B

更新时间: 2024-10-26 22:56:59
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
13页 297K
描述
BINARY OR BCD DECADE PRESETTABLE UP/DOWN COUNTER

HCF4029B 数据手册

 浏览型号HCF4029B的Datasheet PDF文件第2页浏览型号HCF4029B的Datasheet PDF文件第3页浏览型号HCF4029B的Datasheet PDF文件第4页浏览型号HCF4029B的Datasheet PDF文件第5页浏览型号HCF4029B的Datasheet PDF文件第6页浏览型号HCF4029B的Datasheet PDF文件第7页 
HCC4029B  
HCF4029B  
PRESETTABLE UP/DOWN COUNTER  
BINARY OR BCD DECADE  
.
.
MEDIUM SPEED OPERATION - 8MHz (typ.) @  
CL = 50pF AND VDD-VSS = 10V  
MULTI-PACKAGE PARALLEL CLOCKINGFOR  
SYNCHRONOUS HIGH SPEED OUTPUT RES-  
PONSE OR RIPPLE CLOCKING FOR SLOW  
CLOCK INPUT RISE AND FALL TIMES  
”PRESET ENABLEAND INDIVIDUAL ”JAM”  
INPUTS PROVIDED  
BINARY OR DECADE UP/DOWN COUNTING  
BCD OUTPUTS IN DECADE MODE  
STANDARDIZED SYMMETRICAL OUTPUT  
CHARACTERISTICS  
5V, 10V, AND 15V PARAMETRIC RATINGS  
INPUT CURRENT OF 100nA AT 18V AND 25°C  
FOR HCC DEVICE  
QUIESCENT CURRENT SPECIFIED TO 20V  
FOR HCC DEVICE  
.
EY  
F
.
.
.
(Plastic Package)  
(Ceramic Package)  
.
.
M1  
C1  
.
(Micro Package)  
(Chip Carrier)  
.
100% TESTED FOR QUIESCENT CURRENT  
MEETS ALLREQUIREMENTS OF JEDECTEN-  
TATIVE STANDARD No. 13A, ”STANDARD  
SPECIFICATIONS FOR DESCRIPTION OF ”B”  
SERIES CMOS DEVICES”  
.
ORDER CODES :  
HCC4029BF  
HCF4029BEY  
HCF4029BM1  
HCF4029BC1  
DESCRIPTION  
The HCC4029B (extended temperature range) and  
HCF4029B (intermediate temperature range) are  
monolithic integrated circuit, available in 16-lead  
dual in-line plastic or ceramic package and plastic  
micro package. The HCC/HCF4029B consists of a  
four-stage binary or BCD-decade up/down counter  
with provisions for look-ahead carry in both counting  
modes. The inputs consist of a single CLOCK,  
CARRY-IN (CLOCK ENABLE), BINARY/DECADE,  
UP/DOWN, PRESET ENABLE, and four individual  
JAM signals. Q1, Q2, Q3, Q4 and a CARRY OUT  
signal are provided as outputs. A high PRESET EN-  
ABLE signal allows information on the JAM INPUTS  
to preset the counter to any state asynchronously  
with the clock. A low on each JAM line, when the  
PRESET-ENABLE signal is high, resets the counter  
to its zero count. Thecounter isadvanced one count  
at the positive transition of the clock when the  
CARRY-IN and PRESET ENABLE signals, are low.  
Advancement is inhibited when the CARRY-IN or  
PRESET ENABLE signals are high. The CARRY-  
OUT signal is normally high and goes low when the  
PIN CONNECTIONS  
NC = No Internal Connection  
September 1988  
1/13  

与HCF4029B相关器件

型号 品牌 获取价格 描述 数据表
HCF4029BC1 STMICROELECTRONICS

获取价格

BINARY OR BCD DECADE PRESETTABLE UP/DOWN COUNTER
HCF4029BE STMICROELECTRONICS

获取价格

IC,COUNTER,UP/DOWN,4-BIT BIN/DECADE,CMOS,DIP,16PIN,PLASTIC
HCF4029BEY STMICROELECTRONICS

获取价格

BINARY OR BCD DECADE PRESETTABLE UP/DOWN COUNTER
HCF4029BF ETC

获取价格

Synchronous Up/Down Counter
HCF4029BM1 STMICROELECTRONICS

获取价格

BINARY OR BCD DECADE PRESETTABLE UP/DOWN COUNTER
HCF4029M013TR STMICROELECTRONICS

获取价格

PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE
HCF4030 STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE-OR GATE
HCF4030B STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE-OR GATE
HCF4030B_02 STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE-OR GATE
HCF4030BC1 STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE-OR GATE