5秒后页面跳转
捷配首页

Datasheet > GS88118CGT-300I
GS88118CGT-300I PDF预览

GS88118CGT-300I

更新时间： 2024-11-19 13:48:11
品牌 Logo 应用领域
GSI /
页数 文件大小 规格书
35页 524K
描述
100 TQFP

阅读下载

中文翻译

获取价格

GS88118CGT-300I 技术参数

是否Rohs认证： 符合生命周期：Active
包装说明：,Reach Compliance Code：compliant
Factory Lead Time：8 weeks风险等级：5.8
Base Number Matches：1

GS88118CGT-300I 数据手册

 浏览型号GS88118CGT-300I的Datasheet PDF文件第2页浏览型号GS88118CGT-300I的Datasheet PDF文件第3页浏览型号GS88118CGT-300I的Datasheet PDF文件第4页浏览型号GS88118CGT-300I的Datasheet PDF文件第5页浏览型号GS88118CGT-300I的Datasheet PDF文件第6页浏览型号GS88118CGT-300I的Datasheet PDF文件第7页 
GS88118/32/36C(T/D)-xxxI  
333 MHz–150 MHz  
512K x 18, 256K x 32, 256K x 36  
9Mb Sync Burst SRAMs  
100-pin TQFP & 165-bump BGA  
Industrial Temp  
2.5 V or 3.3 V V  
DD  
2.5 V or 3.3 V I/O  
Flow Through/Pipeline Reads  
Features  
The function of the Data Output register can be controlled by  
the user via the FT mode pin (Pin 14). Holding the FT mode  
pin low places the RAM in Flow Through mode, causing  
output data to bypass the Data Output Register. Holding FT  
high places the RAM in Pipeline mode, activating the rising-  
edge-triggered Data Output Register.  
• IEEE 1149.1 JTAG-compatible Boundary Scan  
• 2.5 V or 3.3 V +10%/–10% core power supply  
• 2.5 V or 3.3 V I/O supply  
• LBO pin for Linear or Interleaved Burst mode  
• Internal input resistors on mode pins allow floating mode pins  
• Byte Write (BW) and/or Global Write (GW) operation  
• Internal self-timed write cycle  
SCD Pipelined Reads  
• Automatic power-down for portable applications  
• JEDEC-standard 100-lead TQFP and 165-bump BGA  
packages  
• RoHS-compliant 100-lead TQFP and 165-bump BGA  
packages available  
The GS88118C(T/D)/GS88132C(88132CT/D)/GS88136C(T/  
D) is a SCD (Single Cycle Deselect) pipelined synchronous  
SRAM. DCD (Dual Cycle Deselect) versions are also  
available. SCD SRAMs pipeline deselect commands one stage  
less than read commands. SCD RAMs begin turning off their  
outputs immediately after the deselect command has been  
captured in the input registers.  
Functional Description  
Byte Write and Global Write  
Applications  
Byte write operation is performed by using Byte Write enable  
(BW) input combined with one or more individual byte write  
signals (Bx). In addition, Global Write (GW) is available for  
writing all bytes at one time, regardless of the Byte Write  
control inputs.  
The GS88118C(T/D)/GS88132C(T/D)/GS88136C(T/D) is a  
9,437,184-bit high performance synchronous SRAM with a 2-  
bit burst address counter. Although of a type originally  
developed for Level 2 Cache applications supporting high  
performance CPUs, the device now finds application in  
synchronous SRAM applications, ranging from DSP main  
store to networking chip set support.  
Sleep Mode  
Low power (Sleep mode) is attained through the assertion  
(High) of the ZZ signal, or by stopping the clock (CK).  
Memory data is retained during Sleep mode.  
Controls  
Addresses, data I/Os, chip enable (E1, E2), address burst  
control inputs (ADSP, ADSC, ADV) and write control inputs  
(Bx, BW, GW) are synchronous and are controlled by a  
positive-edge-triggered clock input (CK). Output enable (G)  
and power down control (ZZ) are asynchronous inputs. Burst  
cycles can be initiated with either ADSP or ADSC inputs. In  
Burst mode, subsequent burst addresses are generated  
internally and are controlled by ADV. The burst address  
counter may be configured to count in either linear or  
interleave order with the Linear Burst Order (LBO) input. The  
Burst function need not be used. New addresses can be loaded  
on every cycle with no degradation of chip performance.  
Core and Interface Voltages  
The GS88118C(T/D)/GS88132C(T/D)/GS88136C(T/D)  
operates on a 2.5 V or 3.3 V power supply. All input are 3.3 V  
and 2.5 V compatible. Separate output power (V  
) pins are  
DDQ  
used to decouple output noise from the internal circuits and are  
3.3 V and 2.5 V compatible.  
Parameter Synopsis  
-333I  
-300I  
-250I  
-200I  
-150I  
Unit  
tKQ  
2.5  
3.0  
2.5  
3.3  
2.5  
4.0  
3.0  
5.0  
3.8  
6.7  
ns  
ns  
tCycle  
Pipeline  
3-1-1-1  
Curr (x18)  
Curr (x32/x36)  
260  
300  
245  
280  
215  
245  
190  
215  
160  
180  
mA  
mA  
tKQ  
4.5  
4.5  
5.0  
5.0  
5.5  
5.5  
6.5  
6.5  
7.5  
7.5  
ns  
ns  
tCycle  
Flow Through  
2-1-1-1  
Curr (x18)  
Curr (x32/x36)  
200  
225  
185  
210  
180  
200  
160  
180  
148  
165  
mA  
mA  
Rev: 1.04a 10/2012  
1/35  
© 2011, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  
1234567...35

中文翻译

下载PDF

与GS88118CGT-300I相关器件

型号 品牌 获取价格 描述 数据表
GS88118CGT-333 GSI

获取价格

 		Cache SRAM, 512KX18, CMOS, ROHS COMPLIANT, TQFP-100
GS88118CGT-333I GSI

获取价格

 		100 TQFP
GS88118CT-150IV GSI

获取价格

 		Cache SRAM, 512KX8, 7.5ns, CMOS, PQFP100, TQFP-100
GS88118CT-150IVT GSI

获取价格

 		Cache SRAM, 512KX8, 7.5ns, CMOS, PQFP100, TQFP-100
GS88118CT-200IV GSI

获取价格

 		Cache SRAM, 512KX8, 6.5ns, CMOS, PQFP100, TQFP-100
GS88118CT-200IVT GSI

获取价格

 		Cache SRAM, 512KX8, 6.5ns, CMOS, PQFP100, TQFP-100
GS88118CT-2300I GSI

获取价格

 		Cache SRAM, 512KX18, CMOS, TQFP-100
GS88118CT-2300IT GSI

获取价格

 		Cache SRAM, 512KX18, CMOS, TQFP-100
GS88118CT-250IVT GSI

获取价格

 		Cache SRAM, 512KX8, 5.5ns, CMOS, PQFP100, TQFP-100
GS88118CT-250T GSI

获取价格

 		Cache SRAM, 512KX18, CMOS, TQFP-100

与GS88118CGT-300I相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证