5秒后页面跳转
捷配首页

Datasheet > GS88118CGT-200V
GS88118CGT-200V PDF预览

GS88118CGT-200V

更新时间： 2024-11-19 13:48:11
品牌 Logo 应用领域
GSI /
页数 文件大小 规格书
36页 509K
描述
100 TQFP

阅读下载

中文翻译

获取价格

GS88118CGT-200V 技术参数

是否Rohs认证： 符合生命周期：Active
零件包装代码：QFP包装说明：LQFP,
针数：100Reach Compliance Code：compliant
ECCN代码：3A991.B.2.BHTS代码：8542.32.00.41
Factory Lead Time：8 weeks风险等级：5.28
最长访问时间：6.5 ns其他特性：ALSO OPERATES AT 2.5V
JESD-30 代码：R-PQFP-G100长度：20 mm
内存密度：4194304 bit内存集成电路类型：CACHE SRAM
内存宽度：8功能数量：1
端子数量：100字数：524288 words
字数代码：512000工作模式：SYNCHRONOUS
最高工作温度：70 °C最低工作温度：
组织：512KX8封装主体材料：PLASTIC/EPOXY
封装代码：LQFP封装形状：RECTANGULAR
封装形式：FLATPACK并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED认证状态：Not Qualified
座面最大高度：1.6 mm最大供电电压 (Vsup)：2 V
最小供电电压 (Vsup)：1.7 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm
Base Number Matches：1

GS88118CGT-200V 数据手册

 浏览型号GS88118CGT-200V的Datasheet PDF文件第2页浏览型号GS88118CGT-200V的Datasheet PDF文件第3页浏览型号GS88118CGT-200V的Datasheet PDF文件第4页浏览型号GS88118CGT-200V的Datasheet PDF文件第5页浏览型号GS88118CGT-200V的Datasheet PDF文件第6页浏览型号GS88118CGT-200V的Datasheet PDF文件第7页 
GS88118/32/36C(T/D)-xxxV  
250 MHz–150 MHz  
512K x 18, 256K x 32, 256K x 36  
9Mb Sync Burst SRAMs  
100-pin TQFP & 165-bump BGA  
Commercial Temp  
1.8 V or 2.5 V V  
DD  
1.8 V or 2.5 V I/O  
interleave order with the Linear Burst Order (LBO) input. The  
Burst function need not be used. New addresses can be loaded  
on every cycle with no degradation of chip performance.  
Features  
• IEEE 1149.1 JTAG-compatible Boundary Scan  
• 1.8 V or 2.5 V +10%/–10% core power supply  
• 1.8 V or 2.5 V I/O supply  
Flow Through/Pipeline Reads  
• LBO pin for Linear or Interleaved Burst mode  
• Internal input resistors on mode pins allow floating mode pins  
• Byte Write (BW) and/or Global Write (GW) operation  
• Internal self-timed write cycle  
• Automatic power-down for portable applications  
• JEDEC-standard 100-lead TQFP and 165-bump BGA  
packages  
The function of the Data Output register can be controlled by  
the user via the FT mode pin (Pin 14). Holding the FT mode  
pin low places the RAM in Flow Through mode, causing  
output data to bypass the Data Output Register. Holding FT  
high places the RAM in Pipeline mode, activating the rising-  
edge-triggered Data Output Register.  
SCD Pipelined Reads  
• RoHS-compliant 100-lead TQFP and 165-bump BGA  
packages available  
The GS88118/32/36C(T/D)-xxxV is a SCD (Single Cycle  
Deselect) pipelined synchronous SRAM. DCD (Dual Cycle  
Deselect) versions are also available. SCD SRAMs pipeline  
deselect commands one stage less than read commands. SCD  
RAMs begin turning off their outputs immediately after the  
deselect command has been captured in the input registers.  
Functional Description  
Applications  
The GS88118/32/36C(T/D)-xxxV is a 9,437,184-bit high  
performance synchronous SRAM with a 2-bit burst address  
counter. Although of a type originally developed for Level 2  
Cache applications supporting high performance CPUs, the  
device now finds application in synchronous SRAM  
applications, ranging from DSP main store to networking chip  
set support.  
Byte Write and Global Write  
Byte write operation is performed by using Byte Write enable  
(BW) input combined with one or more individual byte write  
signals (Bx). In addition, Global Write (GW) is available for  
writing all bytes at one time, regardless of the Byte Write  
control inputs.  
Controls  
Sleep Mode  
Addresses, data I/Os, chip enable (E1, E2), address burst  
control inputs (ADSP, ADSC, ADV) and write control inputs  
(Bx, BW, GW) are synchronous and are controlled by a  
positive-edge-triggered clock input (CK). Output enable (G)  
and power down control (ZZ) are asynchronous inputs. Burst  
cycles can be initiated with either ADSP or ADSC inputs. In  
Burst mode, subsequent burst addresses are generated  
internally and are controlled by ADV. The burst address  
counter may be configured to count in either linear or  
Low power (Sleep mode) is attained through the assertion  
(High) of the ZZ signal, or by stopping the clock (CK).  
Memory data is retained during Sleep mode.  
Core and Interface Voltages  
The GS88118/32/36C(T/D)-xxxV operates on a 1.8 V or 2.5 V  
power supply. All input are 1.8 V and 2.5 V compatible.  
Separate output power (V  
) pins are used to decouple  
DDQ  
output noise from the internal circuits and are 1.8 V and 2.5 V  
compatible.  
Parameter Synopsis  
-250  
-200  
-150  
Unit  
tKQ  
3.0  
4.0  
3.0  
5.0  
3.8  
6.7  
ns  
ns  
tCycle  
Pipeline  
3-1-1-1  
Curr (x18)  
Curr (x32/x36)  
175  
200  
150  
165  
125  
145  
mA  
mA  
tKQ  
5.5  
5.5  
6.5  
6.5  
7.5  
7.5  
ns  
ns  
tCycle  
Flow Through  
2-1-1-1  
Curr (x18)  
Curr (x32/x36)  
135  
155  
125  
140  
113  
125  
mA  
mA  
Rev: 1.04 6/2012  
1/36  
© 2011, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  
1234567...36

中文翻译

下载PDF

与GS88118CGT-200V相关器件

型号 品牌 获取价格 描述 数据表
GS88118CGT-2300IT GSI

获取价格

 		Cache SRAM, 512KX18, CMOS, ROHS COMPLIANT, TQFP-100
GS88118CGT-250 GSI

获取价格

 		Cache SRAM, 512KX18, CMOS, ROHS COMPLIANT, TQFP-100
GS88118CGT-250I GSI

获取价格

 		100 TQFP
GS88118CGT-250IV GSI

获取价格

 		Cache SRAM, 512KX8, 5.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS88118CGT-250V GSI

获取价格

 		100 TQFP
GS88118CGT-300 GSI

获取价格

 		Cache SRAM, 512KX18, CMOS, ROHS COMPLIANT, TQFP-100
GS88118CGT-300I GSI

获取价格

 		100 TQFP
GS88118CGT-333 GSI

获取价格

 		Cache SRAM, 512KX18, CMOS, ROHS COMPLIANT, TQFP-100
GS88118CGT-333I GSI

获取价格

 		100 TQFP
GS88118CT-150IV GSI

获取价格

 		Cache SRAM, 512KX8, 7.5ns, CMOS, PQFP100, TQFP-100

与GS88118CGT-200V相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证