5秒后页面跳转
GS880Z32CGT-150IV PDF预览

GS880Z32CGT-150IV

更新时间: 2024-11-22 13:48:11
品牌 Logo 应用领域
GSI /
页数 文件大小 规格书
23页 336K
描述
100 TQFP

GS880Z32CGT-150IV 数据手册

 浏览型号GS880Z32CGT-150IV的Datasheet PDF文件第2页浏览型号GS880Z32CGT-150IV的Datasheet PDF文件第3页浏览型号GS880Z32CGT-150IV的Datasheet PDF文件第4页浏览型号GS880Z32CGT-150IV的Datasheet PDF文件第5页浏览型号GS880Z32CGT-150IV的Datasheet PDF文件第6页浏览型号GS880Z32CGT-150IV的Datasheet PDF文件第7页 
GS880Z18/32/36CT-xxxIV  
250 MHz150 MHz  
9Mb Pipelined and Flow Through  
Synchronous NBT SRAM  
100-Pin TQFP  
Industrial Temp  
1.8 V or 2.5 V V  
DD  
1.8 V or 2.5 V I/O  
rail for proper operation. Asynchronous inputs include the  
Features  
Sleep mode enable (ZZ) and Output Enable. Output Enable can  
be used to override the synchronous control of the output  
drivers and turn the RAM's output drivers off at any time.  
Write cycles are internally self-timed and initiated by the rising  
edge of the clock input. This feature eliminates complex off-  
chip write pulse generation required by asynchronous SRAMs  
and simplifies input signal timing.  
• NBT (No Bus Turn Around) functionality allows zero wait  
read-write-read bus utilization; Fully pin-compatible with  
both pipelined and flow through NtRAM™, NoBL™ and  
ZBT™ SRAMs  
• 1.8 V or 2.5 V +10%/10% core power supply  
• 1.8 V or 2.5 V I/O supply  
• User-configurable Pipeline and Flow Through mode  
• LBO pin for Linear or Interleave Burst mode  
• Pin compatible with 2M, 4M, and 18M devices  
• Byte write operation (9-bit Bytes)  
• 3 chip enable signals for easy depth expansion  
• ZZ Pin for automatic power-down  
The GS880Z18/32/36CT-xxxIV may be configured by the  
user to operate in Pipeline or Flow Through mode. Operating  
as a pipelined synchronous device, meaning that in addition to  
the rising edge triggered registers that capture input signals, the  
device incorporates a rising-edge-triggered output register. For  
read cycles, pipelined SRAM output data is temporarily stored  
by the edge triggered output register during the access cycle  
and then released to the output drivers at the next rising edge of  
clock.  
• JEDEC-standard 100-lead TQFP package  
• RoHS-compliant 100-lead TQFP package available  
Functional Description  
The GS880Z18/32/36CT-xxxIV is a 9Mbit Synchronous Static  
SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or  
other pipelined read/double late write or flow through read/  
single late write SRAMs, allow utilization of all available bus  
bandwidth by eliminating the need to insert deselect cycles  
when the device is switched from read to write cycles.  
The GS880Z18/32/36CT-xxxIV is implemented with GSI's  
high performance CMOS technology and is available in a  
JEDEC-standard 100-pin TQFP package.  
Because it is a synchronous device, address, data inputs, and  
read/ write control inputs are captured on the rising edge of the  
input clock. Burst order control (LBO) must be tied to a power  
Parameter Synopsis  
-250I  
-200I  
-150I  
Unit  
tKQ  
3.0  
4.0  
3.0  
5.0  
3.8  
6.7  
ns  
ns  
tCycle  
Pipeline  
3-1-1-1  
Curr (x18)  
Curr (x32/x36)  
195  
220  
170  
185  
145  
165  
mA  
mA  
tKQ  
5.5  
5.5  
6.5  
6.5  
7.5  
7.5  
ns  
ns  
tCycle  
Flow Through  
2-1-1-1  
Curr (x18)  
Curr (x32/x36)  
155  
175  
135  
160  
133  
145  
mA  
mA  
Rev: 1.04 6/2012  
1/23  
© 2011, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  

与GS880Z32CGT-150IV相关器件

型号 品牌 获取价格 描述 数据表
GS880Z32CGT-150V GSI

获取价格

100 TQFP
GS880Z32CGT-200 GSI

获取价格

100 TQFP
GS880Z32CGT-200I GSI

获取价格

100 TQFP
GS880Z32CGT-200IV GSI

获取价格

100 TQFP
GS880Z32CGT-200V GSI

获取价格

100 TQFP
GS880Z32CGT-250 GSI

获取价格

100 TQFP
GS880Z32CGT-250I GSI

获取价格

100 TQFP
GS880Z32CGT-250IV GSI

获取价格

100 TQFP
GS880Z32CGT-250V GSI

获取价格

100 TQFP
GS880Z32CGT-300 GSI

获取价格

ZBT SRAM, 256KX32, 5ns, CMOS, PQFP100, TQFP-100