Datasheet > GS8662T19BGD-333I

GS8662T19BGD-333I

更新时间： 2024-11-28 13:48:11

品牌	Logo	应用领域
GSI		/
页数	文件大小	规格书
29页	433K
描述
165 BGA

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS8662T19BGD-333I 数据手册

浏览型号GS8662T19BGD-333I的Datasheet PDF文件第2页

浏览型号GS8662T19BGD-333I的Datasheet PDF文件第3页

浏览型号GS8662T19BGD-333I的Datasheet PDF文件第4页

浏览型号GS8662T19BGD-333I的Datasheet PDF文件第5页

浏览型号GS8662T19BGD-333I的Datasheet PDF文件第6页

浏览型号GS8662T19BGD-333I的Datasheet PDF文件第7页

GS8662T07/10/19/37BD-450/400/350/333/300

72Mb SigmaDDR-II+^TM

Burst of 2 SRAM

450 MHz–300 MHz

165-Bump BGA

Commercial Temp

Industrial Temp

1.8 V V

1.8 V or 1.5 V I/O

SRAMs. The GS8662T07/10/19/37BD SigmaDDR-II+

Features

• 2.0 Clock Latency

• Simultaneous Read and Write SigmaDDR™ Interface

• Common I/O bus

• JEDEC-standard pinout and package

• Double Data Rate interface

SRAMs are just one element in a family of low power, low

voltage HSTL I/O SRAMs designed to operate at the speeds

needed to implement economical high performance

networking systems.

• Byte Write controls sampled at data-in time

• Burst of 2 Read and Write

Clocking and Addressing Schemes

• On-Die Termination (ODT) on Data (D), Byte Write (BW),

and Clock (K, K) inputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation with self-timed Late Write

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• Data Valid pin (QVLD) Support

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

The GS8662T07/10/19/37BD SigmaDDR-II+ SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

Each internal read and write operation in a SigmaDDR-II+ B2

RAM is two times wider than the device I/O bus. An input data

bus de-multiplexer is used to accumulate incoming data before

it is simultaneously written to the memory array. An output

data multiplexer is used to capture the data produced from a

single memory array read and then route it to the appropriate

output drivers as needed. Therefore, the address field of a

SigmaDDR-II+ B2 RAM is always one address pin less than

the advertised index depth (e.g., the 8M x 8 has an 4M

addressable index).

SigmaDDR™ Family Overview

The GS8662T07/10/19/37BD are built in compliance with the

SigmaDDR-II+ SRAM pinout standard for Common I/O

synchronous SRAMs. They are 75,497,472-bit (72Mb)

Parameter Synopsis

-450

-400

2.5 ns

0.45 ns

-350

2.86 ns

0.45 ns

-333

-300

tKHKH

tKHQV

2.22 ns

0.45 ns

3.0 ns

0.45 ns

3.3 ns

0.45 ns

Rev: 1.02b 11/2011

1/29

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...29

中文翻译

下载PDF

与GS8662T19BGD-333I相关器件

型号	品牌	获取价格	描述	数据表
GS8662T19BGD-350	GSI	获取价格	165 BGA
GS8662T19BGD-350I	GSI	获取价格	165 BGA
GS8662T19BGD-375	GSI	获取价格	DDR SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
GS8662T19BGD-400	GSI	获取价格	165 BGA
GS8662T19BGD-400I	GSI	获取价格	165 BGA
GS8662T19BGD-450	GSI	获取价格	165 BGA
GS8662T19BGD-450I	GSI	获取价格	165 BGA
GS8662T20AE-300	GSI	获取价格	DDR SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165
GS8662T20AE-300I	GSI	获取价格	DDR SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165
GS8662T20AE-300IT	GSI	获取价格	DDR SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165

与GS8662T19BGD-333I相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

46
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

35
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

64
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8662T19BGD-333I

GS8662T19BGD-333I 数据手册

与GS8662T19BGD-333I相关器件

与GS8662T19BGD-333I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8662T19BGD-333I

GS8662T19BGD-333I 数据手册

与GS8662T19BGD-333I相关器件

与GS8662T19BGD-333I相关文章

您还可以找

您在本页遇到什么问题？