Datasheet > GS8662Q08BD-357

GS8662Q08BD-357

更新时间： 2023-11-02 19:30:07

品牌	Logo	应用领域
GSI		/
页数	文件大小	规格书
34页	1255K
描述
165 BGA

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS8662Q08BD-357 数据手册

GS8662Q08/09/18/36BD-357/333/300/250/200

357 MHz–200 MHz

165-Bump BGA

Commercial Temp

Industrial Temp

72Mb SigmaQuad-II^TM

Burst of 2 SRAM

1.8 V V

1.8 V and 1.5 V I/O

Features

Clocking and Addressing Schemes

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 2 Read and Write

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

The GS8662Q08/09/18/36BD SigmaQuad-II SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer. The device also allows the user to manipulate the

output register clock inputs quasi independently with the C and

C clock inputs. C and C are also independent single-ended

clock inputs, not differential inputs. If the C clocks are tied

high, the K clocks are routed internally to fire the output

registers instead.

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• Pin-compatible with present 144 Mb devices

• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

Each internal read and write operation in a SigmaQuad-II B2

RAM is two times wider than the device I/O bus. An input data

bus de-multiplexer is used to accumulate incoming data before

it is simultaneously written to the memory array. An output

data multiplexer is used to capture the data produced from a

single memory array read and then route it to the appropriate

output drivers as needed. Therefore the address field of a

SigmaQuad-II B2 RAM is always one address pin less than the

advertised index depth (e.g., the 8M x 8 has an 4M addressable

index).

SigmaQuad™ Family Overview

The GS8662Q08/09/18/36BD are built in compliance with

the SigmaQuad-II SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 75,497,472-bit (72Mb)

SRAMs. The GS8662Q08/09/18/36BD SigmaQuad SRAMs

are just one element in a family of low power, low voltage

HSTL I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Parameter Synopsis

-357

2.8 ns

0.45 ns

-333

3.0 ns

0.45 ns

-300

3.3 ns

0.45 ns

-250

4.0 ns

0.45 ns

-200

5.0 ns

0.45 ns

tKHKH

tKHQV

Rev: 1.02c 12/2011

1/34

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...34

下载PDF

与GS8662Q08BD-357相关器件

型号	品牌	描述	获取价格	数据表
GS8662Q08BD-357I	GSI	165 BGA	获取价格
GS8662Q08BGD-167	GSI	Standard SRAM, 8MX8, 0.5ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-1	获取价格
GS8662Q08BGD-167I	GSI	Standard SRAM, 8MX8, 0.5ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-1	获取价格
GS8662Q08BGD-167IT	GSI	Standard SRAM, 8MX8, 0.5ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-1	获取价格
GS8662Q08BGD-167T	GSI	Standard SRAM, 8MX8, 0.5ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-1	获取价格
GS8662Q08BGD-200	GSI	165 BGA	获取价格