Datasheet > GS8161Z36DGT-333ITFLASE

GS8161Z36DGT-333ITFLASE

更新时间： 2024-11-20 04:54:23

品牌	Logo	应用领域
GSI		静态存储器
页数	文件大小	规格书
39页	286K
描述
ZBT SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS8161Z36DGT-333ITFLASE 数据手册

浏览型号GS8161Z36DGT-333ITFLASE的Datasheet PDF文件第2页

浏览型号GS8161Z36DGT-333ITFLASE的Datasheet PDF文件第3页

浏览型号GS8161Z36DGT-333ITFLASE的Datasheet PDF文件第4页

浏览型号GS8161Z36DGT-333ITFLASE的Datasheet PDF文件第5页

浏览型号GS8161Z36DGT-333ITFLASE的Datasheet PDF文件第6页

浏览型号GS8161Z36DGT-333ITFLASE的Datasheet PDF文件第7页

Preliminary

GS8161Z18D(GT/D)/GS8161Z32D(D)/GS8161Z36D(GT/D)

400 MHz–150 MHz

1.8 V, 2.5 V, or 3.3 V V_DD

100-Pin TQFP & 165-Bump BGA

Commercial Temp

Industrial Temp

18Mb Pipelined and Flow Through

Synchronous NBT SRAM

1.8 V, 2.5 V, or 3.3 V I/O

Because it is a synchronous device, address, data inputs, and

read/ write control inputs are captured on the rising edge of the

input clock. Burst order control (LBO) must be tied to a power

rail for proper operation. Asynchronous inputs include the

Sleep mode enable, ZZ and Output Enable. Output Enable can

be used to override the synchronous control of the output

drivers and turn the RAM's output drivers off at any time.

Write cycles are internally self-timed and initiated by the rising

edge of the clock input. This feature eliminates complex off-

chip write pulse generation required by asynchronous SRAMs

and simplifies input signal timing.

Features

• User-configurable Pipeline and Flow Through mode

• NBT (No Bus Turn Around) functionality allows zero wait

read-write-read bus utilization

• Fully pin-compatible with both pipelined and flow through

NtRAM™, NoBL™ and ZBT™ SRAMs

• IEEE 1149.1 JTAG-compatible Boundary Scan

• 1.8 V, 2.5 V, or 3.3 V +10%/–10% core power supply

• LBO pin for Linear or Interleave Burst mode

• Pin-compatible with 2Mb, 4Mb, 8Mb, 36Mb, 72Mb and

144Mb devices

• Byte write operation (9-bit Bytes)

• 3 chip enable signals for easy depth expansion

• ZZ pin for automatic power-down

• JEDEC-standard 165-bump BGA package

• RoHS-compliant 100-pin TQFP and 165-bump BGA

packages available

The GS8161Z18D(GT/D)/GS8161Z32D(D)/

GS8161Z36D(GT/D) may be configured by the user to operate

in Pipeline or Flow Through mode. Operating as a pipelined

synchronous device, in addition to the rising-edge-triggered

registers that capture input signals, the device incorporates a

rising-edge-triggered output register. For read cycles, pipelined

SRAM output data is temporarily stored by the edge triggered

output register during the access cycle and then released to the

output drivers at the next rising edge of clock.

Functional Description

The GS8161Z18D(GT/D)/GS8161Z32D(D)/

GS8161Z36D(GT/D) is an 18Mbit Synchronous Static SRAM.

GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other

pipelined read/double late write or flow through read/single

late write SRAMs, allow utilization of all available bus

bandwidth by eliminating the need to insert deselect cycles

when the device is switched from read to write cycles.

The GS8161Z18D(GT/D)/GS8161Z32D(D)/

GS8161Z36D(GT/D) is implemented with GSI's high

performance CMOS technology and is available in JEDEC-

standard 165-bump BGA package.

Parameter Synopsis

-400

-375

2.5

2.66

-333

2.5

3.3

-250

-200

-150

Unit

2.5

4.0

3.0

5.0

3.8

6.7

Pipeline

3-1-1-1

tCycle

Curr (x18)

Curr (x36)

335

395

315

375

285

335

210

245

175

205

140

155

4.0

4.2

4.5

5.5

6.5

7.5

Flow

Through

2-1-1-1

tCycle

Curr (x18)

Curr (x36)

260

295

245

285

235

265

205

230

185

205

170

190

Rev: 1.02 8/2011

1/39

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...39

中文翻译

下载PDF

与GS8161Z36DGT-333ITFLASE相关器件

型号	品牌	获取价格	描述	数据表
GS8161Z36DGT-333IV	GSI	获取价格	ZBT SRAM, 512KX36, 5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS8161Z36DGT-333T	GSI	获取价格	ZBT SRAM, 512KX36, 4.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS8161Z36DGT-333V	GSI	获取价格	100 TQFP
GS8161Z36DGT-375	GSI	获取价格	ZBT SRAM, 512KX36, 4.2ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS8161Z36DGT-375I	GSI	获取价格	100 TQFP
GS8161Z36DGT-375IFLASE	GSI	获取价格	ZBT SRAM
GS8161Z36DGT-375T	GSI	获取价格	ZBT SRAM, 512KX36, 4.2ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS8161Z36DGT-400	GSI	获取价格	ZBT SRAM, 512KX36, 4ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS8161Z36DGT-400I	GSI	获取价格	100 TQFP
GS8161Z36DGT-400T	GSI	获取价格	ZBT SRAM, 512KX36, 4ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100

与GS8161Z36DGT-333ITFLASE相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

45

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8161Z36DGT-333ITFLASE

GS8161Z36DGT-333ITFLASE 数据手册

与GS8161Z36DGT-333ITFLASE相关器件

与GS8161Z36DGT-333ITFLASE相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8161Z36DGT-333ITFLASE

GS8161Z36DGT-333ITFLASE 数据手册

与GS8161Z36DGT-333ITFLASE相关器件

与GS8161Z36DGT-333ITFLASE相关文章

您还可以找

您在本页遇到什么问题？