5秒后页面跳转
GS8161Z36DGD-150IV PDF预览

GS8161Z36DGD-150IV

更新时间: 2024-11-20 13:47:59
品牌 Logo 应用领域
GSI 静态存储器
页数 文件大小 规格书
36页 493K
描述
165 BGA

GS8161Z36DGD-150IV 数据手册

 浏览型号GS8161Z36DGD-150IV的Datasheet PDF文件第2页浏览型号GS8161Z36DGD-150IV的Datasheet PDF文件第3页浏览型号GS8161Z36DGD-150IV的Datasheet PDF文件第4页浏览型号GS8161Z36DGD-150IV的Datasheet PDF文件第5页浏览型号GS8161Z36DGD-150IV的Datasheet PDF文件第6页浏览型号GS8161Z36DGD-150IV的Datasheet PDF文件第7页 
GS8161ZxxD(GT/D)-xxxV  
333 MHz–150 MHz  
100-Pin TQFP & 165-Bump BGA  
Commercial Temp  
Industrial Temp  
18Mb Pipelined and Flow Through  
Synchronous NBT SRAM  
1.8 V or 2.5 V V  
DD  
1.8 V or 2.5 V I/O  
Because it is a synchronous device, address, data inputs, and  
read/ write control inputs are captured on the rising edge of the  
input clock. Burst order control (LBO) must be tied to a power  
rail for proper operation. Asynchronous inputs include the  
Sleep mode enable, ZZ and Output Enable. Output Enable can  
be used to override the synchronous control of the output  
drivers and turn the RAM's output drivers off at any time.  
Write cycles are internally self-timed and initiated by the rising  
edge of the clock input. This feature eliminates complex off-  
chip write pulse generation required by asynchronous SRAMs  
and simplifies input signal timing.  
Features  
• User-configurable Pipeline and Flow Through mode  
• NBT (No Bus Turn Around) functionality allows zero wait  
read-write-read bus utilization  
• Fully pin-compatible with both pipelined and flow through  
NtRAM™, NoBL™ and ZBT™ SRAMs  
• IEEE 1149.1 JTAG-compatible Boundary Scan  
• 1.8 V or 2.5 V core power supply  
• 1.8 V or 2.5 V I/O supply  
• LBO pin for Linear or Interleave Burst mode  
• Pin-compatible with 2Mb, 4Mb, 8Mb, 36Mb, 72Mb and  
144Mb devices  
The GS8161ZxxD(GT/D)-xxxV may be configured by the user  
to operate in Pipeline or Flow Through mode. Operating as a  
pipelined synchronous device, in addition to the rising-edge-  
triggered registers that capture input signals, the device  
incorporates a rising-edge-triggered output register. For read  
cycles, pipelined SRAM output data is temporarily stored by  
the edge triggered output register during the access cycle and  
then released to the output drivers at the next rising edge of  
clock.  
• Byte write operation (9-bit Bytes)  
• 3 chip enable signals for easy depth expansion  
• ZZ pin for automatic power-down  
• JEDEC-standard 165-bump BGA package  
• RoHS-compliant 100-pin TQFP and BGA packages available  
Functional Description  
The GS8161ZxxD(GT/D)-xxxV is an 18Mbit Synchronous  
Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL  
or other pipelined read/double late write or flow through read/  
single late write SRAMs, allow utilization of all available bus  
bandwidth by eliminating the need to insert deselect cycles  
when the device is switched from read to write cycles.  
The GS8161ZxxD(GT/D)-xxxV is implemented with GSI's  
high performance CMOS technology and is available in  
JEDEC-standard 165-bump FP-BGA package.  
Parameter Synopsis  
-333  
-250  
-200  
-150  
Unit  
t
3.0  
3.0  
3.0  
4.0  
3.0  
5.0  
3.8  
6.7  
ns  
ns  
KQ  
Pipeline  
3-1-1-1  
tCycle  
Curr (x18)  
Curr (x36)  
305  
360  
245  
285  
205  
235  
175  
195  
mA  
mA  
t
5.0  
5.0  
5.5  
5.5  
6.5  
6.5  
7.5  
7.5  
ns  
ns  
KQ  
Flow  
Through  
2-1-1-1  
tCycle  
Curr (x18)  
Curr (x36)  
235  
265  
215  
245  
205  
225  
190  
205  
mA  
mA  
Rev: 1.03b 9/2013  
1/36  
© 2011, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  

与GS8161Z36DGD-150IV相关器件

型号 品牌 获取价格 描述 数据表
GS8161Z36DGD-150V GSI

获取价格

165 BGA
GS8161Z36DGD-200 GSI

获取价格

ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA165, ROHS COMPLIANT, FPBGA-165
GS8161Z36DGD-200I GSI

获取价格

ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA165, ROHS COMPLIANT, FPBGA-165
GS8161Z36DGD-200IT GSI

获取价格

ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA165, ROHS COMPLIANT, FPBGA-165
GS8161Z36DGD-200IV GSI

获取价格

ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA165, ROHS COMPLIANT, FPBGA-165
GS8161Z36DGD-200IVT GSI

获取价格

ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA165, ROHS COMPLIANT, FPBGA-165
GS8161Z36DGD-200V GSI

获取价格

165 BGA
GS8161Z36DGD-200VT GSI

获取价格

ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA165, ROHS COMPLIANT, FPBGA-165
GS8161Z36DGD-250 GSI

获取价格

165 BGA
GS8161Z36DGD-250I GSI

获取价格

165 BGA