5秒后页面跳转
GS71108ATP_06 PDF预览

GS71108ATP_06

更新时间: 2024-11-07 07:02:03
品牌 Logo 应用领域
其他 - ETC 静态存储器
页数 文件大小 规格书
16页 682K
描述
128K x 8 1Mb Asynchronous SRAM

GS71108ATP_06 数据手册

 浏览型号GS71108ATP_06的Datasheet PDF文件第2页浏览型号GS71108ATP_06的Datasheet PDF文件第3页浏览型号GS71108ATP_06的Datasheet PDF文件第4页浏览型号GS71108ATP_06的Datasheet PDF文件第5页浏览型号GS71108ATP_06的Datasheet PDF文件第6页浏览型号GS71108ATP_06的Datasheet PDF文件第7页 
GS71108ATP/J/SJ/U  
7, 8, 10, 12 ns  
SOJ, TSOP, FP-BGA  
Commercial Temp  
Industrial Temp  
128K x 8  
1Mb Asynchronous SRAM  
3.3 V V  
DD  
Center V and V  
DD  
SS  
Features  
SOJ & TSOP-II 128K x 8-Pin Configuration  
• Fast access time: 7, 8, 10, 12 ns  
• CMOS low power operation: 140/120/95/80 mA at minimum  
cycle time  
• Single 3.3 V power supply  
• All inputs and outputs are TTL-compatible  
• Fully static operation  
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
1
A3  
A4  
2
A2  
A5  
3
A1  
A6  
4
A0  
A7  
5
CE  
OE  
DQ8  
DQ7  
VSS  
VDD  
DQ6  
DQ5  
A8  
32-pin  
400 mil SOJ  
&
6
DQ1  
DQ2  
VDD  
VSS  
DQ3  
DQ4  
WE  
A16  
A15  
A14  
A13  
• Industrial Temperature Option: 40° to 85°C  
• Package line up  
7
8
J:  
400 mil, 32-pin SOJ package  
9
300 mil SOJ  
&
GJ : RoHS-compliant 400 mil, 32-pin SOJ package  
TP: 400 mil, 32-pin TSOP Type II package  
GP: RoHS-compliant 400 mil, 32-pin TSOP Type II  
package  
10  
11  
12  
13  
14  
15  
16  
400 mil TSOP II  
A9  
SJ: 300 mil, 32-pin SOJ package  
A10  
A11  
A12  
U: 6 mm x 8 mm Fine Pitch Ball Grid Array package  
GU: RoHS-compliant 6 mm x 8 mm Fine Pitch Ball Grid  
Array package  
Packages J, TP, and SJ  
Description  
The GS71108A is a high speed CMOS Static RAM organized  
as 131,072 words by 8 bits. Static design eliminates the need  
for external clocks or timing strobes. The GS operates on a  
single 3.3 V power supply and all inputs and outputs are TTL-  
compatible. The GS71108A is available in a 6 mm x 8 mm  
Fine Pitch BGA package, as well as in 300 mil and 400 mil  
SOJ and 400 mil TSOP Type-II packages.  
Fine Pitch BGA 128K x 8-Bump Configuration  
1
2
3
4
5
6
A
B
C
D
NC  
OE  
A2  
A1  
A0  
NC  
A6  
A5  
A4  
A3  
A7  
NC  
DQ1 NC  
DQ2 NC  
CE DQ8  
NC DQ7  
VSS  
VDD  
VDD  
VSS  
NC  
NC  
NC  
NC  
Pin Descriptions  
E
F
NC  
A14  
A15  
A16  
NC  
Symbol  
A0A16  
DQ1DQ8  
CE  
Description  
Address input  
DQ3 NC  
DQ4 NC  
A11 DQ5 DQ6  
G
H
A12  
A13  
WE  
A9  
A8  
Data input/output  
Chip enable input  
Write enable input  
Output enable input  
+3.3 V power supply  
NC  
A10  
NC  
WE  
Package U  
6 mm x 8 mm, 0.75 mm Bump Pitch  
Top View  
OE  
V
DD  
V
Ground  
SS  
NC  
No connect  
Rev: 1.08 6/2006  
1/16  
© 2001, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  

与GS71108ATP_06相关器件

型号 品牌 获取价格 描述 数据表
GS71108ATP-10 ETC

获取价格

128K x 8 1Mb Asynchronous SRAM
GS71108ATP-10I ETC

获取价格

128K x 8 1Mb Asynchronous SRAM
GS71108ATP-10IT ETC

获取价格

x8 SRAM
GS71108ATP-10T ETC

获取价格

x8 SRAM
GS71108ATP-12 ETC

获取价格

128K x 8 1Mb Asynchronous SRAM
GS71108ATP-12I ETC

获取价格

128K x 8 1Mb Asynchronous SRAM
GS71108ATP-12IT ETC

获取价格

x8 SRAM
GS71108ATP-12T ETC

获取价格

x8 SRAM
GS71108ATP-6 GSI

获取价格

Standard SRAM, 128KX8, 6ns, CMOS, PDSO32, 0.400 INCH, TSOP2-32
GS71108ATP-6I GSI

获取价格

Standard SRAM, 128KX8, 6ns, CMOS, PDSO32, 0.400 INCH, TSOP2-32