5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> GS1559-CBE2
GS1559-CBE2 PDF预览

GS1559-CBE2

更新时间： 2024-11-07 04:19:51
品牌 Logo 应用领域
GENNUM 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
74页 1142K
描述
GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver

阅读下载

中文翻译

获取价格

GS1559-CBE2 技术参数

是否Rohs认证： 符合生命周期：Obsolete
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.82
接口集成电路类型：LINE RECEIVERJESD-30 代码：S-PBGA-B100
端子数量：100最高工作温度：70 °C
最低工作温度：封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装等效代码：BGA100,10X10,40
封装形状：SQUARE封装形式：GRID ARRAY
电源：1.8,3.3 V认证状态：Not Qualified
最大接收延迟：子类别：Line Driver or Receivers
最大压摆率：245 mA表面贴装：YES
温度等级：COMMERCIAL端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
Base Number Matches：1

GS1559-CBE2 数据手册

 浏览型号GS1559-CBE2的Datasheet PDF文件第2页浏览型号GS1559-CBE2的Datasheet PDF文件第3页浏览型号GS1559-CBE2的Datasheet PDF文件第4页浏览型号GS1559-CBE2的Datasheet PDF文件第5页浏览型号GS1559-CBE2的Datasheet PDF文件第6页浏览型号GS1559-CBE2的Datasheet PDF文件第7页 
GS1559 HD-LINX™ II  
Multi-Rate Deserializer with  
Loop-Through Cable Driver  
GS1559 Data Sheet  
Key Features  
Description  
•
SMPTE 292M and SMPTE 259M-C compliant  
descrambling and NRZI → NRZ decoding (with  
bypass)  
The GS1559 is a reclocking deserializer with a serial  
loop-through cable driver. When used in conjunction  
with the GS1574 Automatic Cable Equalizer and the  
GO1525 Voltage Controlled Oscillator, a receive  
solution can be realized for HD-SDI, SD-SDI and  
DVB-ASI applications.  
•
•
DVB-ASI sync word detection and 8b/10b decoding  
auto-configuration for HD-SDI, SD-SDI and  
DVB-ASI  
In addition to reclocking and deserializing the input data  
stream, the GS1559 performs NRZI-to-NRZ decoding,  
descrambling as per SMPTE 292M/259M-C, and word  
alignment when operating in SMPTE mode. When  
operating in DVB-ASI mode, the device will word align  
the data to K28.5 sync characters and 8b/10b decode  
the received stream.  
•
serial loop-through cable driver output selectable as  
reclocked or non-reclocked  
•
•
•
•
dual serial digital input buffers with 2 x 1 mux  
integrated serial digital signal termination  
integrated reclocker  
Two serial digital input buffers are provided with a 2x1  
multiplexer to allow the device to select from one of two  
serial digital input signals.  
automatic or manual rate selection / indication  
(HD/SD)  
•
•
descrambler bypass option  
The integrated reclocker features a very wide Input  
Jitter Tolerance of ±0.3 UI (total 0.6 UI), a rapid  
asynchronous lock time, and full compliance with  
DVB-ASI data streams.  
user selectable additional processing features  
including:  
•
CRC, TRS, ANC data checksum, line number  
and EDH CRC error detection and correction  
An integrated cable driver is provided for serial input  
loop-through applications and can be selected to output  
either buffered or reclocked data. This cable driver also  
features an output mute on loss of signal, high  
impedance mode, adjustable signal swing, and  
automatic dual slew-rate selection depending on  
HD/SD operational requirements.  
•
•
programmable ANC data detection  
illegal code remapping  
•
internal flywheel for noise immune H, V, F  
extraction  
•
•
•
FIFO load Pulse  
The GS1559 also includes a range of data processing  
functions such as error detection and correction,  
automatic standards detection, and EDH support. The  
device can also detect and extract SMPTE 352M  
payload identifier packets and independently identify  
the received video standard. This information is read  
from internal registers via the host interface port.  
20-bit / 10-bit CMOS parallel output data bus  
148.5MHz / 74.25MHz / 27MHz / 13.5MHz parallel  
digital output  
•
•
automatic standards detection and indication  
1.8V core power supply and 3.3V charge pump  
power supply  
Line-based CRC errors, line number errors, TRS errors,  
EDH CRC errors and ancillary data checksum errors  
can all be detected. A single ‘DATA_ERROR’ pin is  
provided which is a logical 'OR'ing of all detectable  
errors. Individual error status is stored in internal  
‘ERROR_STATUS’ registers.  
•
•
•
•
3.3V digital I/O supply  
JTAG test interface  
Available in a Pb-free package  
small footprint (11mm x 11mm)  
Finally, the device can correct detected errors and  
insert new TRS ID words, line-based CRC words,  
ancillary data checksum words, EDH CRC words, and  
line numbers. Illegal code re-mapping is also available.  
All processing functions may be individually enabled or  
disabled via host interface control.  
Applications  
•
•
•
SMPTE 292M Serial Digital Interfaces  
SMPTE 259M-C Serial Digital Interfaces  
DVB-ASI Serial Digital Interfaces  
30572 - 4 July 2005  
1 of 74  
www.gennum.com  
1234567...74

中文翻译

下载PDF

与GS1559-CBE2相关器件

型号 品牌 获取价格 描述 数据表
GS1560 GENNUM

获取价格

 		HD-LINX II Voltage Controlled Oscillator
GS1560A GENNUM

获取价格

 		GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1560A* ETC

获取价格

 		Reclocking deserializer for HD-SDI. SD-SDI & DVB-ASI with loop thru cable driver. 3.3/1.8V
GS1560A_07 GENNUM

获取价格

 		Dual-Rate Deserializer
GS1560A_09 GENNUM

获取价格

 		HD-LINX II Dual-Rate Deserializer
GS1560ACF GENNUM

获取价格

 		GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1560ACFE3 GENNUM

获取价格

 		GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1561 GENNUM

获取价格

 		Dual-Rate Deserializer
GS1561* ETC

获取价格

 		Reclocking deserializer for HD-SDI. SD-SDI & DVB-ASI without loop thru cable driver. 3.3/1
GS1561-CF GENNUM

获取价格

 		GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer

与GS1559-CBE2相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证