GM71V65400C
16,777,216 WORDS x 4 BIT
CMOS DYNAMIC RAM
Description
Pin Configuration
32 SOJ / TSOP II
The GM71V65400C is the second generation
dynamic RAM organized 16,777,216 words by 4
bits. The GM71V65400C utilizes 0.35um
CMOS Silicon Gate Process Technology as well
as advanced circuit techniques for wide
operating margins, both internally and to the
system user. System oriented features include
single power supply of 3.3V¡ 0¾.3V tolerance,
direct interfacing capability with high
performance logic families such as Schottky
TTL.
1
2
3
32
V
SS
V
CC
31
30
I/O3
I/O2
NC
I/O0
I/O1
NC
4
5
6
7
29
28
27
26
NC
NC
NC
V
SS
V
CC
CAS
8
9
25
24
OE
NC
WE
The GM71V65400C offers Fast Page Mode as
a high speed access mode.
RAS
10
A0
23
22
A11
A10
A9
11
12
A1
A2
A3
21
20
Features
A8
13
14
15
• 16,777,216 Words x 4 Bit
• Fast Page Mode Capability
• Fast Access Time & Cycle Time
A4
A5
19
18
A7
A6
17
16
V
SS
V
CC
(Unit: ns)
tRAC
tAA
tCAC
tRC
tPC
(Top View)
90
110
130
35
40
45
50
60
70
25
30
35
13
15
GM71V65400C-5
GM71V65400C-6
18
GM71V65400C-7
• Low Power
- Active : 432 mW / 396 mW / 360 mW (MAX)
- Standby : 3.6 mW ( CMOS level :MAX )
• RAS Only Refresh, CAS before RAS Refresh,
Hidden Refresh Capability
• LVTTL
• 4096 Refresh Cycles/64 ms
• Single Power Supply of 3.3V¡ 0¾.3V
with a built-in VBB generator
Rev 0.1 / Apr’01
* This Data Sheet is subject to change without notice.
1