5秒后页面跳转
捷配首页

Datasheet > GAL26V12C-10LP
GAL26V12C-10LP PDF预览

GAL26V12C-10LP

更新时间： 2024-09-21 20:24:51
品牌 Logo 应用领域
莱迪思 - LATTICE 时钟输入元件光电二极管可编程逻辑
页数 文件大小 规格书
16页 201K
描述
EE PLD, 10ns, PAL-Type, CMOS, PDIP28, PLASTIC, DIP-28

阅读下载

中文翻译

获取价格

GAL26V12C-10LP 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：DIP包装说明：PLASTIC, DIP-28
针数：28Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.91Is Samacsys：N
架构：PAL-TYPE最大时钟频率：71.4 MHz
JESD-30 代码：R-PDIP-T28JESD-609代码：e0
长度：34.671 mm专用输入次数：12
I/O 线路数量：12输入次数：26
输出次数：12产品条款数：122
端子数量：28最高工作温度：75 °C
最低工作温度：组织：12 DEDICATED INPUTS, 12 I/O
输出函数：MACROCELL封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装等效代码：DIP28,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：225电源：5 V
可编程逻辑类型：EE PLD传播延迟：10 ns
认证状态：Not Qualified座面最大高度：4.57 mm
子类别：Programmable Logic Devices最大供电电压：5.25 V
最小供电电压：4.75 V标称供电电压：5 V
表面贴装：NO技术：CMOS
温度等级：COMMERCIAL EXTENDED端子面层：Tin/Lead (Sn85Pb15)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：30
宽度：7.62 mmBase Number Matches：1

GAL26V12C-10LP 数据手册

 浏览型号GAL26V12C-10LP的Datasheet PDF文件第2页浏览型号GAL26V12C-10LP的Datasheet PDF文件第3页浏览型号GAL26V12C-10LP的Datasheet PDF文件第4页浏览型号GAL26V12C-10LP的Datasheet PDF文件第5页浏览型号GAL26V12C-10LP的Datasheet PDF文件第6页浏览型号GAL26V12C-10LP的Datasheet PDF文件第7页 
GAL26V12  
High Performance E2CMOS PLD  
Generic Array LogicTM  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
— 7.5 ns Maximum Propagation Delay  
— Fmax = 142.8 MHz  
I/CLK 1  
INPUT  
I/O/Q  
PRESET  
— 4.5 ns Maximum from Clock Input to Data Output  
— TTL Compatible 16 mA Outputs  
8
OLMC 0  
INPUT  
— UltraMOS® Advanced CMOS Technology  
8
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
OLMC 1  
OLMC 2  
• LOW POWER CMOS  
— 90 mA Typical Icc  
• E2 CELL TECHNOLOGY  
— Reconfigurable Logic  
— Reprogrammable Cells  
— 100% Tested/Guaranteed 100% Yields  
— High Speed Electrical Erasure (<100ms)  
— 20 Year Data Retention  
INPUT  
INPUT/CLK 2  
INPUT  
10  
12  
14  
16  
16  
14  
12  
10  
8
OLMC 3  
OLMC 4  
OLMC 5  
INPUT  
• TWELVE OUTPUT LOGIC MACROCELLS  
— Maximum Flexibility for Complex Logic Designs  
INPUT  
OLMC 6  
OLMC 7  
OLMC 8  
OLMC 9  
OLMC 10  
OLMC 11  
• PRELOAD AND POWER-ON RESET OF REGISTERS  
— 100% Functional Testability  
INPUT  
INPUT  
• APPLICATIONS INCLUDE:  
— DMA Control  
— State Machine Control  
— High Speed Graphics Processing  
— Standard Logic Speed Upgrade  
INPUT  
INPUT  
• ELECTRONIC SIGNATURE FOR IDENTIFICATION  
INPUT  
DESCRIPTION  
8
INPUT  
The GAL26V12, at 7.5ns maximum propagation delay time, com-  
bines a high performance CMOS process with Electrically Eras-  
able (E2) floating gate technology to provide the highest perform-  
ance available of any 26V12 device on the market. E2 technol-  
ogy offers high speed (<100ms) erase times, providing the ability  
to reprogram or reconfigure the device quickly and efficiently.  
RESET  
PACKAGE DIAGRAMS  
DIP  
The generic architecture provides maximum design flexibility by  
allowing the Output Logic Macrocell (OLMC) to be configured by  
the user. The GAL26V12 is fully function/fuse map/parametric  
compatible with other 26V12 devices.  
1
28  
I
I/CLK1  
PLCC  
I/O/Q  
I
I
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
GND  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
Unique test circuitry and reprogrammable cells allow complete  
AC, DC, and functional testing during manufacture. As a result,  
LATTICE is able to guarantee 100% field programmability and  
functionality of all GAL® products. LATTICE also guarantees 100  
erase/rewrite cycles.  
I/CLK2  
GAL  
26V12  
I
4
2
28  
26  
25  
I
5
7
I
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
GND  
I/O/Q  
I/O/Q  
Vcc  
7
I
I
I
I
I
21  
VCC  
23  
GAL26V12  
Top View  
I
I
I
I
9
21  
19  
11  
I
I
12  
14  
16  
18  
14  
15 I/O/Q  
I
Copyright ©2000 Lattice Semiconductor Corp. GAL, E2CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corp. Generic Array Logic is a trademark of Lattice Semiconduc-  
tor Corp. The specifications herein are subject to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 N.E. Moore Ct., Hillsboro, Oregon 97124 U.S.A.  
Tel. (503) 268-8000 or 1-800-LATTICE; FAX (503) 268-8556  
November 2000  
1234567...16

中文翻译

下载PDF

与GAL26V12C-10LP相关器件

型号 品牌 获取价格 描述 数据表
GAL26V12C-10LPI LATTICE

获取价格

 		EE PLD, 10ns, PAL-Type, CMOS, PDIP28, PLASTIC, DIP-28
GAL26V12C-15LJ ETC

获取价格

 		Electrically-Erasable PLD
GAL26V12C-15LJI ETC

获取价格

 		Electrically-Erasable PLD
GAL26V12C-15LP ETC

获取价格

 		Electrically-Erasable PLD
GAL26V12C-15LPI LATTICE

获取价格

 		EE PLD, 15ns, PAL-Type, CMOS, PDIP28, PLASTIC, DIP-28
GAL26V12C-20LJ ETC

获取价格

 		Electrically-Erasable PLD
GAL26V12C-20LJI ETC

获取价格

 		Electrically-Erasable PLD
GAL26V12C-20LP LATTICE

获取价格

 		EE PLD, 20ns, PAL-Type, CMOS, PDIP28, PLASTIC, DIP-28
GAL26V12C-20LPI LATTICE

获取价格

 		EE PLD, 20ns, PAL-Type, CMOS, PDIP28, PLASTIC, DIP-28
GAL26V12C-7LJ ETC

获取价格

 		Electrically-Erasable PLD

与GAL26V12C-10LP相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证