5秒后页面跳转
捷配首页

Datasheet > 可编程逻辑 > 可编程逻辑器件> GAL20RA10B-20LPI
GAL20RA10B-20LPI PDF预览

GAL20RA10B-20LPI

更新时间： 2024-09-19 22:51:03
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件光电二极管输入元件时钟
页数 文件大小 规格书
15页 241K
描述
High-Speed Asynchronous E2CMOS PLD Generic Array Logic⑩

阅读下载

中文翻译

获取价格

GAL20RA10B-20LPI 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：DIP包装说明：PLASTIC, DIP-24
针数：24Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.77Is Samacsys：N
其他特性：REGISTER PRELOAD; POWER-UP RESET架构：PAL-TYPE
最大时钟频率：33.3 MHzJESD-30 代码：R-PDIP-T24
JESD-609代码：e0长度：31.75 mm
专用输入次数：10I/O 线路数量：10
输入次数：20输出次数：10
产品条款数：80端子数量：24
最高工作温度：85 °C最低工作温度：-40 °C
组织：10 DEDICATED INPUTS, 10 I/O输出函数：MACROCELL
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP24,.3封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V可编程逻辑类型：EE PLD
传播延迟：20 ns认证状态：Not Qualified
座面最大高度：5.334 mm子类别：Programmable Logic Devices
最大供电电压：5.5 V最小供电电压：4.5 V
标称供电电压：5 V表面贴装：NO
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn85Pb15)端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.62 mm
Base Number Matches：1

GAL20RA10B-20LPI 数据手册

 浏览型号GAL20RA10B-20LPI的Datasheet PDF文件第2页浏览型号GAL20RA10B-20LPI的Datasheet PDF文件第3页浏览型号GAL20RA10B-20LPI的Datasheet PDF文件第4页浏览型号GAL20RA10B-20LPI的Datasheet PDF文件第5页浏览型号GAL20RA10B-20LPI的Datasheet PDF文件第6页浏览型号GAL20RA10B-20LPI的Datasheet PDF文件第7页 
GAL20RA10  
High-Speed Asynchronous E2CMOS PLD  
Generic Array Logic™  
Features  
Functional Block Diagram  
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
— 7.5 ns Maximum Propagation Delay  
— Fmax = 83.3 MHz  
PL  
— 9 ns Maximum from Clock Input to Data Output  
8
OLMC  
I/O/Q  
I/O/Q  
I
I
I
I
I
I
I
I
I
I
— TTL Compatible 8 mA Outputs  
— UltraMOS® Advanced CMOS Technology  
8
8
• 50% to 75% REDUCTION IN POWER FROM BIPOLAR  
— 75mA Typical Icc  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
• ACTIVE PULL-UPS ON ALL PINS  
• E2 CELL TECHNOLOGY  
— Reconfigurable Logic  
— Reprogrammable Cells  
— 100% Tested/100% Yields  
— High Speed Electrical Erasure (<100 ms)  
— 20 Year Data Retention  
I/O/Q  
I/O/Q  
8
8
8
8
8
8
I/O/Q  
I/O/Q  
• TEN OUTPUT LOGIC MACROCELLS  
— Independent Programmable Clocks  
— Independent Asynchronous Reset and Preset  
— Registered or Combinatorial with Polarity  
— Full Function and Parametric Compatibility with  
PAL20RA10  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS  
— 100% Functional Testability  
• APPLICATIONS INCLUDE:  
— State Machine Control  
— Standard Logic Consolidation  
— Multiple Clock Logic Designs  
8
• ELECTRONIC SIGNATURE FOR IDENTIFICATION  
Description  
OE  
The GAL20RA10 combines a high performance CMOS process  
with electrically erasable (E2) floating gate technology to provide  
the highest speed performance available in the PLD market. Lattice  
Semiconductor’s E2CMOS circuitry achieves power levels as low  
as 75mA typical ICC which represents a substantial savings in power  
when compared to bipolar counterparts. E2 technology offers high  
speed (<100ms) erase times providing the ability to reprogram,  
reconfigure or test the devices quickly and efficiently.  
Pin Configuration  
DIP  
1
Vcc  
24  
PLCC  
PL  
I/O/Q  
I
I
I
I
I
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
GAL  
4
2
28  
26  
5
7
I
25  
I/O/Q  
I/O/Q  
20RA10  
The generic architecture provides maximum design flexibility by  
allowing the Output Logic Macrocell (OLMC) to be configured by  
the user. The GAL20RA10 is a direct parametric compatible CMOS  
replacement for the PAL20RA10 device.  
I
I
6
23 I/O/Q  
NC  
18  
I
I
GAL20RA10  
Top View  
NC  
I
I
I
9
21  
I/O/Q  
Unique test circuitry and reprogrammable cells allow completeAC,  
DC, and functional testing during manufacturing. Therefore, Lattice  
Semiconductor delivers 100% field programmability and function-  
ality of all GAL products. In addition, 100 erase/write cycles and  
data retention in excess of 20 years are specified.  
I
I
I
I/O/Q  
11  
19  
18  
I/O/Q  
12  
14  
16  
GND  
13 OE  
12  
Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject  
to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 681-0118; 1-888-ISP-PLDS; FAX (503) 681-3037; http://www.latticesemi.com  
July 1997  
1
20ra10_02  
1234567...15

中文翻译

下载PDF

GAL20RA10B-20LPI 替代型号

型号 品牌 替代类型 描述 数据表
GAL20RA10B-20LP LATTICE

类似代替

 High-Speed Asynchronous E2CMOS PLD Generic Ar

与GAL20RA10B-20LPI相关器件

型号 品牌 获取价格 描述 数据表
GAL20RA10B-30LJ LATTICE

获取价格

 		High-Speed Asynchronous E2CMOS PLD Generic Ar
GAL20RA10B-30LJ ROCHESTER

获取价格

 		EE PLD, 30 ns, PQCC28, PLASTIC, LCC-28
GAL20RA10B-30LP LATTICE

获取价格

 		High-Speed Asynchronous E2CMOS PLD Generic Ar
GAL20RA10B-7LJ LATTICE

获取价格

 		High-Speed Asynchronous E2CMOS PLD Generic Ar
GAL20RA10B-7LJ ROCHESTER

获取价格

 		EE PLD, 7.5 ns, PQCC28, PLASTIC, LCC-28
GAL20V8 LATTICE

获取价格

 		High Performance E2CMOS PLD Generic Array Logic
GAL20V8_06 LATTICE

获取价格

 		High Performance E2CMOS PLD Generic Array Log
GAL20V8-10LNC ETC

获取价格

 		Electrically-Erasable PLD
GAL20V8-10LVC ETC

获取价格

 		Electrically-Erasable PLD
GAL20V8-20LJC TI

获取价格

 		EE PLD, 20ns, CDIP24, CERAMIC, DIP-24

与GAL20RA10B-20LPI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证