5秒后页面跳转
捷配首页

Datasheet > 可编程逻辑 > 可编程逻辑器件> GAL16V8ZD-15QJ
GAL16V8ZD-15QJ PDF预览

GAL16V8ZD-15QJ

更新时间： 2024-09-19 22:25:15
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
19页 288K
描述
Zero Power E2CMOS PLD

阅读下载

中文翻译

获取价格

GAL16V8ZD-15QJ 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：QLCC包装说明：PLASTIC, LCC-20
针数：20Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.26其他特性：REGISTER PRELOAD; POWER-UP RESET
架构：PAL-TYPE最大时钟频率：40 MHz
JESD-30 代码：S-PQCC-J20JESD-609代码：e0
长度：8.9662 mm湿度敏感等级：1
专用输入次数：7I/O 线路数量：8
输入次数：15输出次数：8
产品条款数：64端子数量：20
最高工作温度：75 °C最低工作温度：
组织：7 DEDICATED INPUTS, 8 I/O输出函数：MACROCELL
封装主体材料：PLASTIC/EPOXY封装代码：QCCJ
封装等效代码：LDCC20,.4SQ封装形状：SQUARE
封装形式：CHIP CARRIER峰值回流温度（摄氏度）：225
电源：5 V可编程逻辑类型：EE PLD
传播延迟：15 ns认证状态：Not Qualified
座面最大高度：4.57 mm子类别：Programmable Logic Devices
最大供电电压：5.25 V最小供电电压：4.75 V
标称供电电压：5 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL EXTENDED
端子面层：Tin/Lead (Sn85Pb15)端子形式：J BEND
端子节距：1.27 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30宽度：8.9662 mm
Base Number Matches：1

GAL16V8ZD-15QJ 数据手册

 浏览型号GAL16V8ZD-15QJ的Datasheet PDF文件第2页浏览型号GAL16V8ZD-15QJ的Datasheet PDF文件第3页浏览型号GAL16V8ZD-15QJ的Datasheet PDF文件第4页浏览型号GAL16V8ZD-15QJ的Datasheet PDF文件第5页浏览型号GAL16V8ZD-15QJ的Datasheet PDF文件第6页浏览型号GAL16V8ZD-15QJ的Datasheet PDF文件第7页 
GAL16V8Z  
GAL16V8ZD  
Zero Power E2CMOS PLD  
Functional Block Diagram  
Features  
I/CLK  
• ZERO POWER E2CMOS TECHNOLOGY  
— 100µA Standby Current  
CLK  
— Input Transition Detection on GAL16V8Z  
— Dedicated Power-down Pin on GAL16V8ZD  
— Input and Output Latching During Power Down  
• HIGH PERFORMANCE E2CMOS TECHNOLOGY  
— 12 ns Maximum Propagation Delay  
— Fmax = 83.3 MHz  
— 8 ns Maximum from Clock Input to Data Output  
— TTL Compatible 16 mA Output Drive  
— UltraMOS® Advanced CMOS Technology  
• E2 CELL TECHNOLOGY  
— Reconfigurable Logic  
— Reprogrammable Cells  
— 100% Tested/100% Yields  
— High Speed Electrical Erasure (<100ms)  
— 20 Year Data Retention  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
8
8
OLMC  
I
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
I
8
8
8
8
8
8
I/DPP  
I
I
I
I
I
• EIGHT OUTPUT LOGIC MACROCELLS  
— Maximum Flexibility for Complex Logic Designs  
— Programmable Output Polarity  
— Architecturally Similar to Standard GAL16V8  
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS  
— 100% Functional Testability  
• APPLICATIONS INCLUDE:  
— Battery Powered Systems  
— DMA Control  
— State Machine Control  
— High Speed Graphics Processing  
I/O/Q  
I/OE  
OE  
• ELECTRONIC SIGNATURE FOR IDENTIFICATION  
Description  
Pin Configuration  
The GAL16V8Z and GAL16V8ZD, at 100 µA standby current and  
12ns propagation delay provides the highest speed and lowest  
DESCRIPTION  
DIP/SOIC  
power combination PLD available in the market. The GAL16V8Z/  
ZD is manufactured using Lattice Semiconductor's advanced zero  
power E2CMOS process, which combines CMOS with Electrically  
Erasable (E2) floating gate technology.  
PLCC  
I/CLK  
1
2 0  
19  
V c c  
2
I
I
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
3
1
1 9  
18 I/O/Q  
GAL  
The GAL16V8Z uses Input Transition Detection (ITD) to put the  
device in standby mode and is capable of emulating the full func-  
tionality of the standard GAL16V8. The GAL16V8ZD utilizes a  
dedicated power-down pin (DPP) to put the device in standby mode.  
It has 15 inputs available to the AND array.  
3
4
5
18  
17  
I/DPP  
4
6
8
16V8Z  
I/DPP  
GAL16V8Z  
I
I
I
I/O/Q  
I/O/Q  
I/O/Q  
16V8ZD 16  
I
GAL16V8ZD  
Top View  
1 6  
I
1 5  
14  
6
7
I
Unique test circuitry and reprogrammable cells allow completeAC,  
DC, and functional testing during manufacture. As a result,  
Lattice Semiconductor delivers 100% field programmability and  
functionality of all GAL products. In addition, 100 erase/write cycles  
and data retention in excess of 20 years are specified.  
I
I
13  
8
9
I
1 4 I/O/Q  
1 3  
9
1 1  
12  
G N D  
10  
1 1  
I/OE  
Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject  
to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com  
December 1997  
16v8zzd_03  
1
1234567...19

中文翻译

下载PDF

与GAL16V8ZD-15QJ相关器件

型号 品牌 获取价格 描述 数据表
GAL16V8ZD-15QP LATTICE

获取价格

 		Zero Power E2CMOS PLD
GAL16VP8 LATTICE

获取价格

 		High-Speed E2CMOS PLD Generic Array Logic
GAL16VP8B-15LJ LATTICE

获取价格

 		High-Speed E2CMOS PLD Generic Array Logic
GAL16VP8B-15LP LATTICE

获取价格

 		High-Speed E2CMOS PLD Generic Array Logic
GAL16VP8B-25LJ LATTICE

获取价格

 		High-Speed E2CMOS PLD Generic Array Logic
GAL16VP8B-25LP LATTICE

获取价格

 		High-Speed E2CMOS PLD Generic Array Logic
GAL16Z8-25LJC TI

获取价格

 		EE PLD, 25ns, CDIP24, 0.300 INCH, CERAMIC, DIP-24
GAL16Z8-25LNC TI

获取价格

 		EE PLD, 25ns, PDIP24, 0.300 INCH, PLASTIC, DIP-24
GAL18V10 LATTICE

获取价格

 		High Performance E2CMOS PLD Generic Array Logic
GAL18V10-15D ETC

获取价格

 		ASIC

与GAL16V8ZD-15QJ相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证