5秒后页面跳转
54HC74 PDF预览

54HC74

更新时间: 2024-01-20 16:32:17
品牌 Logo 应用领域
飞思卡尔 - FREESCALE 触发器
页数 文件大小 规格书
6页 157K
描述
Dual D-Type Flip-Flop with Set and Reset

54HC74 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP14,.3Reach Compliance Code:unknown
风险等级:5.91JESD-30 代码:R-XDIP-T14
JESD-609代码:e0逻辑集成电路类型:D FLIP-FLOP
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC封装代码:DIP
封装等效代码:DIP14,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:2/6 V
认证状态:Not Qualified筛选级别:38535Q/M;38534H;883B
子类别:FF/Latches表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
触发器类型:POSITIVE EDGEBase Number Matches:1

54HC74 数据手册

 浏览型号54HC74的Datasheet PDF文件第2页浏览型号54HC74的Datasheet PDF文件第3页浏览型号54HC74的Datasheet PDF文件第4页浏览型号54HC74的Datasheet PDF文件第5页浏览型号54HC74的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
The MC74VHC74 is an advanced high speed CMOS D–type flip–flop  
fabricated with silicon gate CMOS technology. It achieves high speed  
operation similar to equivalent Bipolar Schottky TTL while maintaining  
CMOS low power dissipation.  
The signal level applied to the D input is transferred to Q output during the  
positive going transition of the Clock pulse.  
D SUFFIX  
14–LEAD SOIC PACKAGE  
CASE 751A–03  
Reset (RD) and Set (SD) are independent of the Clock (CP) and are  
accomplished by setting the appropriate input Low.  
The internal circuit is composed of three stages, including a buffer output  
which provides high noise immunity and stable output. The inputs tolerate  
voltages up to 7V, allowing the interface of 5V systems to 3V systems.  
DT SUFFIX  
14–LEAD TSSOP PACKAGE  
CASE 948G–01  
High Speed: f  
= 170MHz (Typ) at V  
= 5V  
max  
Low Power Dissipation: I  
CC  
= 2µA (Max) at T = 25°C  
CC  
NIH  
A
High Noise Immunity: V  
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
= V  
= 28% V  
NIL CC  
Designed for 2V to 5.5V Operating Range  
Low Noise: V  
= 0.8V (Max)  
M SUFFIX  
14–LEAD SOIC EIAJ PACKAGE  
CASE 965–01  
OLP  
Pin and Function Compatible with Other Standard Logic Families  
Latchup Performance Exceeds 300mA  
ESD Performance: HBM > 2000V; Machine Model > 200V  
Chip Complexity: 128 FETs or 32 Equivalent Gates  
ORDERING INFORMATION  
MC74VHCXXD  
MC74VHCXXDT  
MC74VHCXXM  
SOIC  
TSSOP  
SOICEIAJ  
LOGIC DIAGRAM  
13  
12  
11  
10  
1
2
3
4
RD1  
D1  
RD2  
D2  
PIN ASSIGNMENT  
9
8
5
6
Q2  
Q2  
Q1  
Q1  
RD1  
D1  
1
2
14  
13  
V
CC  
CP1  
SD1  
CP2  
SD2  
RD2  
3
4
12  
11  
CP1  
SD1  
D2  
CP2  
Q1  
Q1  
5
6
10  
9
SD2  
Q2  
GND  
7
8
Q2  
FUNCTION TABLE  
Inputs  
Outputs  
SD  
RD  
CP  
D
Q
Q
L
H
L
H
H
H
H
H
H
L
L
H
H
H
H
H
X
X
X
X
X
X
H
L
X
X
X
H
L
H*  
H
L
L
H
H*  
L
H
L
H
No Change  
No Change  
No Change  
* Both outputs will remain high as long as Set and Reset are low, but the output  
states are unpredictable if Set and Reset go high simultaneously.  
6/97  
REV 1  
Motorola, Inc. 1997  

与54HC74相关器件

型号 品牌 描述 获取价格 数据表
54HC74/BCAJC ETC Dual D-Type Flip-Flop

获取价格

54HC74M/B2AJC ETC Dual D-Type Flip-Flop

获取价格

54HC76/BEAJC MOTOROLA J-K Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, CDIP16

获取价格

54HC76FK/B ROCHESTER J-K Flip-Flop

获取价格

54HC85M/B2AJC ETC Magnitude Comparator

获取价格

54HCT00/BCAJC MOTOROLA IC,LOGIC GATE,QUAD 2-INPUT NAND,HCT-CMOS,DIP,14PIN,CERAMIC

获取价格